SoC Design and Integration Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
3 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $200k
$137k $277k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $167,400–$231,737.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Design and Integration Engineer

As a SoC Design and Integration Engineer within the Silicon Technologies group, you will help design and manufacture next-generation, high-performance, power-efficient processors. Your daily responsibilities include writing microarchitecture and design specifications, implementing and debugging complex logic designs, and integrating complex IPs into the SoC. You will support front-end integration activities such as Lint, CDC, Synthesis, and ECO while collaborating with verification, emulation, formal verification, STA, and physical design teams. The role requires proficiency in front-end tools and methodologies, specifically regarding multiple clock domains and asynchronous interfaces. You must possess experience with AMBA Fabric architecture, including AXI, AHB, and APB. This position focuses on solving technical challenges in system architecture, CPU and IP integration, and power and clock management designs to ensure functional product delivery.

What you'll do

  • Write microarchitecture and design specifications for the SoC.
  • Design, implement, and debug complex logic designs.
  • Integrate complex IPs into the system-on-chip.
  • Support front-end integration activities including Lint, CDC, Synthesis, and ECO.
  • Manage multiple clock domains and asynchronous interfaces.
  • Implement power and clock management designs.
  • Convert high-level specifications into functional hardware designs.

What we're looking for

  • 3 years of experience.
  • Hands-on experience in all aspects of the chip development process with proficiency in front-end tools and methodologies (preferred).
  • Experience writing specifications and converting them to design (preferred).
  • Experience with multiple clock domains and asynchronous interfaces (preferred).
  • Experience with AMBA Fabric architecture (AXI, AHB, APB) required.
  • Experience with formal verification techniques (desirable).
  • Experience or knowledge of system architecture, CPU & IP Integration, and power and clock management designs (desirable).
  • Bachelor's Degree.

More like this

Similar roles

SoC Design and Integration Engineer

Apple Inc

Cupertino, CA 149 days ago $150,400–$277,600
SoC Design Microarchitecture Logic Design Lint CDC Synthesis ECO Formal Verification STA Physical Design AMBA AXI AHB APB Asynchronous Interfaces
3+ yrs exp

SoC Design and Integration Engineer

Apple Inc

Cupertino, CA 146 days ago $184,700–$324,800
SoC Design Microarchitecture Logic Design Lint CDC Synthesis ECO Formal Verification STA Physical Design AMBA AXI AHB APB Asynchronous Interfaces
10+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 7 days ago $150,400–$277,600
Verilog RTL ASIC Design SOC Design Lint CDC RDC Synthesis ECO STA Physical Design Python Perl Tcl GenAI System Architecture
3+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 7 days ago $184,700–$324,800
Verilog RTL ASIC Design SOC Design CDC Lint Synthesis ECO Python Perl Tcl STA Physical Design GenAI System Architecture
10+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Formal Verification FPGA Prototyping PCIe CDC RDC LINT LEC Power Optimization Low-Power Design
3+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 78 days ago
SystemVerilog RTL Design ASIC Design Synthesis Formal Verification Simulation Timing Analysis Power Optimization CDC RDC Micro-architecture PPA