SOC Design Verification Engineer

Apple Inc

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
Irvine, CA
Salary
$122,700–$214,300 / yr
Posted
11 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $199k
This role $168k
$110k $246k
below market most similar roles pay here above market

This role pays less than 74% of similar roles. Most pay $168,500–$230,087 — the blue band above. At the midpoint, this role pays about $168k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SOC Design Verification Engineer

Role Posting Log in to save

The SOC Design Verification Engineer joins the wireless silicon development team to perform pre-silicon RTL verification for wireless chips. You will own a verification scope ranging from block to top-level SOC integration, taking projects from initial test planning through coverage closure and signoff. Daily responsibilities include building reusable UVM testbenches, writing directed and constrained-random tests, and debugging complex failures. You will verify specific components like the Power Management Unit, CPU subsystem, PCIe, and bus fabric, while ensuring low-power design intent using UPF. The role requires proficiency in SystemVerilog, Verilog, and UVM, with additional skills in Python, Perl, and formal tools like JasperGold. You will also explore AI-assisted verification techniques to improve productivity while verifying end-to-end WiFi and Bluetooth traffic flows.

Skills

SystemVerilog UVM Verilog UPF Python C++ Perl Formal Verification JasperGold SVA PCIe AXI AHB WiFi Bluetooth RTL Verification AI/ML

What you'll do

  • Develop reusable block, IP, and subsystem-level UVM testbenches for SOC integration.
  • Write directed and constrained-random tests to drive coverage closure.
  • Debug hardware failures and corner cases while managing the bug tracking process.
  • Verify low-power design intent using UPF within assigned scopes.
  • Verify end-to-end WiFi and Bluetooth traffic flows from subsystem to top-level SOC.
  • Build and improve automated regression flows and verification methodologies.
  • Explore and apply AI-assisted verification techniques for test generation and debugging.
  • Support post-silicon bring-up activities as needed.

What we're looking for

  • Minimum requirement of a bachelor's degree.
  • Hands-on experience across the verification cycle including test planning, testbench implementation, test creation, debug, and coverage closure.
  • Strong SystemVerilog and Verilog skills with solid working knowledge of UVM.
  • Solid problem-solving and debugging skills with constrained-random verification.
  • Understanding of digital logic design, SOC architecture, and microarchitecture.
  • Experience taking at least one ASIC/SOC from concept through tape-out (preferred).
  • Verification experience with PCIe, bus fabric/NOC, or AHB/AXI-based architectures in a UVM environment (preferred).
  • Experience verifying IP or top-level integration for a WiFi or Bluetooth SOC, or knowledge of wireless protocols (preferred).

Related searches

More SOC Design Verification Engineer jobs SOC Design Verification Engineer jobs in Irvine All jobs at Apple Inc

More like this

Similar roles

SOC Design Verification Engineer

Apple Inc

Irvine, CA 11 days ago $175,000–$308,500
SystemVerilog UVM Verilog UPF Python C++ Perl Formal Verification JasperGold SVA ASIC SOC PCIe AXI AHB WiFi Bluetooth AI/ML
10+ yrs exp
Save

SOC Design Verification Engineer

Apple Inc

San Diego, CA 11 days ago $175,000–$308,500
SystemVerilog UVM Verilog UPF Python C++ Perl Formal Verification JasperGold SVA PCIe AXI AHB WiFi Bluetooth RTL Verification AI/ML Assembly
10+ yrs exp
Save

SOC Design Verification Engineer

Apple Inc

Sunnyvale, CA 11 days ago $129,300–$225,300
SystemVerilog UVM Verilog UPF Python C C++ Formal Verification JasperGold PCIe AXI AHB SVA ASIC SOC Perl Assembly
Save

SOC Design Verification Engineer

Apple Inc

Sunnyvale, CA 11 days ago $184,700–$324,800
SystemVerilog UVM Verilog UPF Python C C++ Formal Verification JasperGold PCIe AXI AHB SVA Perl RTL ASIC SOC WiFi Bluetooth
10+ yrs exp
Save

SOC Design Verification Engineer

Qualcomm

San Diego, CA 21 days ago $121,800–$182,600
System Verilog UVM C Assertion-Based Verification (SVA) Coverage-Driven Verification Python Formal Verification Portable Stimulus (PSS) PCIe CXL DDR HBM Ethernet Veloce Palladium ZeBu RTL SoC Architecture AI/ML Accelerators
2+ yrs exp
Save

Design Verification Engineer

Apple Inc

Austin, TX 136 days ago
UVM System Verilog Python C++ System C Perl Coverage Driven Verification SVA LLM ML 4G 5G 3GPP AXI AHB NOC Bus Fabric RTL Simulation
Save