Browse tech roles

GPU SoC Post-Silicon Debug System Validation Emulation Python C C++ Shell Scripting OpenGL OpenGL ES Vulkan Logic Analyzers Oscilloscopes Lauterbach Linux Android Verilog UVM AI/ML BIOS Firmware IPXACT +18 more Show less

Silicon Bring-up Silicon Validation Python C/C++ DFT SoC Architecture Lab Automation Oscilloscopes Logic Analyzers Power Analyzers Root-Cause Analysis PVT Sign-off Regression Frameworks AI Tools LLM-assisted Debug RAS DPPM +12 more Show less

UCIe UALink PCI Express CXL Python C/C++ Perl Linux Windows Post-Silicon Validation SoC Design Root-Cause Analysis Logic Analyzers Oscilloscopes System Architecture +10 more Show less

ASIC Post-Silicon Validation Python C System Verilog UVM PCIe Ethernet I2C SPI JTAG Firmware Bootloaders DFT ATE Oscilloscopes Traffic Generators HBM DDR +14 more Show less

DDR5 LPDDR5x Post-Silicon Validation First-Silicon Bring-up Root-Cause Analysis Memory Subsystems Firmware Software Pre-silicon Validation Lab Equipment AI Automation +7 more Show less

Silicon Validation CPU Bring up C C++ Assembly FPGA Emulation Makefiles Source Code Control micro-processor architecture Power Management Physical Design Test Development Test Vectors +9 more Show less

Python C# RF mixed‑signal Lab Automation DFT Planning DSP Embedded Systems Spectrum Analyzers Oscilloscopes Logic Analyzers JTAG Statistical Data Analysis PCB Design AI‑assisted tools High‑speed digitizers +10 more Show less

Post-Silicon Validation C++ C ARM Assembly Python Linux Bare-Metal logic-analyzers PCIe CLX UCIe DDR +7 more Show less

Post-Silicon Validation C++ C ARM Assembly Python Linux Bare-Metal logic-analyzers Debuggers PCIe CLX UCIe DDR Scripting +9 more Show less

ASIC Post-Silicon Validation Python C System Verilog UVM PCIe Ethernet I2C SPI JTAG DFT Firmware Bootloaders HBM DDR Oscilloscopes Traffic Generators Regression Frameworks +14 more Show less

Firmware Validation SoC Validation Pre-silicon Verification C C++ Python Perl Bash Simics BIOS UEFI ACPI PCIe CXL MCTP SPDM PLDM RAS TPM Secure Boot Virtualization SR-IOV Generative AI GitHub Copilot +19 more Show less

Analog Mixed Signal IP Post-Silicon Validation Python Perl Tcl Oscilloscope Spectrum Analyzer Pattern Generator Power Integrity ADC DAC SerDes DDR Test Automation Data Analysis Soldering +11 more Show less

Analog Mixed Signal IP Post-Silicon Validation Python Perl Tcl Oscilloscope Spectrum Analyzer Pattern Generator Power Integrity ADC DAC SerDes DDR Test Automation Data Analysis Soldering +11 more Show less

Post-Silicon Validation GPU Memory Systems DRAM HBM GDDR LPDDR System C C++ Firmware SOC Bringup Characterization Productization Tape out +10 more Show less

x86 C/C++ Python Perl Ruby System Verilog Verilog HDL ASIC Microprocessor Logic Simulation DFT RTL Computer Architecture Scripting +9 more Show less

Post Silicon Validation SoC ASIC Python System Level Tests (SLT) SerDes LSIO Firmware Signal Integrity PCB Design High Speed Scopes Spectrum Analyzers BERT HTOL Burn in Data Handling +11 more Show less