Lead Post-Silicon Validation Engineer

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$200,000–$322,000 / yr
Employment
Full-time
Posted
96 days ago
Freshness
Confirmed live today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k
This role $261k
$130k $343k
below market most similar roles pay here above market

This role pays more than 98% of similar roles. Most pay $177,250–$222,625 — the blue band above. At the midpoint, this role pays about $261k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Lead Post-Silicon Validation Engineer

The Lead Post-Silicon Validation Engineer joins the GPU Engineering Team to drive development for GPUs used in 3D graphics, deep learning, HPC, and automotive markets. This role involves managing and leading post-silicon bringup, characterization, and productization of the memory system for GPU products. Key responsibilities include developing, qualifying, and working on compliance for memory system software and firmware while serving as the primary contact for internal and external customers and DRAM vendors regarding silicon issues. The position requires expertise in DRAM, high-speed interfaces like HBM, GDDR, and LPDDR, including their timing, analog, and digital requirements. Candidates must navigate the GPU development cycle from concept to tape out, utilizing skills in System C, C++, and data analysis to resolve complex technical problems.

What you'll do

  • Manage and lead post-silicon bringup, characterization, and productization of the GPU memory system.
  • Develop, qualify, and ensure compliance for memory system software and firmware.
  • Serve as the primary technical contact for internal customers and external DRAM vendors regarding silicon issues.
  • Collaborate with design and verification teams to define features for smooth bringup and productization.
  • Drive the GPU from initial power-on through full production.
  • Debug post-silicon issues with DRAM vendors to implement and drive technical solutions.
  • Contribute to the GPU development cycle from initial concept through tape out.

What we're looking for

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).
  • 12+ years of proven experience in the field.
  • Experience working with memory systems in a lab environment.
  • Direct experience taking an SOC/GPU from the concept level to production.
  • Experience with DRAM, high-speed DRAM interfaces like HBM, GDDR, and LPDDR, including timing, analog, and digital requirements.
  • Ability to understand top issues in large datasets and facilitate decisions across multiple stakeholders.
  • Excellent written, verbal, and technical communication skills.
  • Experience working with DRAM vendors to debug post-silicon issues (preferred).
  • System C or C++ development skills, or relevant programming experience (preferred).

More like this

Similar roles

Senior Post Silicon Validation Engineer, LPU

Nvidia

Santa Clara, CA 106 days ago
Post Silicon Validation SoC ASIC Python System Level Tests (SLT) SerDes LSIO Firmware Signal Integrity PCB Design High Speed Scopes Spectrum Analyzers BERT HTOL Burn in Data Handling
10+ yrs exp

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA +4 96 days ago $168,000–$264,500
System Verilog UVM ASIC Verification C++ C Python Perl Shell VCS Debussy GDB FPGA Post-Silicon Verification RTL Memory Controllers DDR LPDDR HBM GDDR
6+ yrs exp Hybrid

Post-Silicon Validation Engineer

Amd

Fort Collins, CO 105 days ago $178,400–$267,600
x86 C/C++ Python Perl Ruby System Verilog Verilog HDL ASIC Microprocessor Logic Simulation DFT RTL Computer Architecture Scripting
Hybrid

Staff Post-Silicon Validation Engineer

Arm Holdings

Chandler, AZ 46 days ago $198,100–$268,000
Post-Silicon Validation C++ C ARM Assembly Python Linux Bare-Metal logic-analyzers Debuggers PCIe CLX UCIe DDR Scripting
Hybrid

Silicon Validation Engineer

Nvidia

Santa Clara, CA 14 days ago $136,000–$218,500
ASIC Validation Silicon Bring-up System-level Debug PVT STA Signal Integrity PCIe Firmware AI/ML LLM Telemetry Data-driven Workflows HPC Observability Systems
4+ yrs exp Hybrid