Senior Post Silicon Validation Engineer, LPU

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
106 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $198k
$140k $245k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,250–$217,987.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Post Silicon Validation Engineer, LPU

Role Posting Log in to save

The Senior Post Silicon Validation Engineer joins a global team to implement leading SoCs, GPUs, and ASICs. This role involves leading the design, automation, and validation of System Level Tests for High Volume Manufacturing of complex, high power, and high speed chips. Key responsibilities include developing test flows and scripts, overseeing handler selection and PCB design, and collaborating with OSATs on production enablement and yield analysis. The candidate must perform silicon qualification and reliability testing while optimizing system performance and power efficiency. Required expertise includes post silicon electrical validation of SerDes, LSIO, Logic, and Memory. Technical skills include Python for test scripting, firmware debugging, and using high speed scopes, probes, spectrum analyzers, and BERTs. The work focuses on production ready SLT solutions for consumer graphics and artificial intelligence.

Skills

Post Silicon Validation SoC ASIC Python System Level Tests (SLT) SerDes LSIO Firmware Signal Integrity PCB Design High Speed Scopes Spectrum Analyzers BERT HTOL Burn in Data Handling

What you'll do

  • Lead the design, automation, and validation of System Level Tests (SLT) for high-power, high-speed SOCs.
  • Develop and integrate test flows, scripts, and automation to ensure robust SLT coverage.
  • Drive custom SLT development to optimize system performance, power efficiency, and test coverage.
  • Oversee handler selection, hardware integration, PCB design, and temperature control systems.
  • Improve manufacturing test quality by enhancing test correlation, yield, and reliability across production processes.
  • Collaborate with OSATs on production enablement, yield analysis, and DPPM reduction initiatives.
  • Support silicon qualification and reliability testing, including HTOL and Burn-in, at the system level.

What we're looking for

  • MS/PhD in Electrical Engineering, Computer Science, or Computer Engineering (or equivalent experience).
  • 12+ years of relevant industry experience.
  • Experience in post silicon electrical validation of high power, high speed, complex SOCs.
  • Proven experience leading full system validation from silicon out to production start.
  • Silicon validation experience, preferably in SerDes, LSIO, Logic, and Memory (preferred).
  • Experience in system marginality validation.
  • Proficiency in Python for test scripting, data handling, and reporting.
  • Good understanding of lab equipment and measurement techniques for high speed interfaces.

Related searches

More Senior Post Silicon Validation Engineer jobs Senior Post Silicon Validation Engineer jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Lead Post-Silicon Validation Engineer

Nvidia

Santa Clara, CA 96 days ago $200,000–$322,000
Post-Silicon Validation GPU Memory Systems DRAM HBM GDDR LPDDR System C C++ Firmware SOC Bringup Characterization Productization Tape out
10+ yrs exp
Save

Silicon Validation Engineer

Apple Inc

San Francisco, CA 172 days ago $129,300–$225,300
DDR Silicon Validation Python Perl MATLAB FPGA JTAG SPI Signal Integrity Power Integrity Oscilloscope Logic Analyzer BERT ATE SoC Architecture Test Automation
Save

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA +5 35 days ago $168,000–$264,500
SystemVerilog UVM ASIC Verification Python C/C++ Perl VCS Verdi DFT UPF Machine Learning SoC Functional Coverage Assertion-based Verification GDS
8+ yrs exp Hybrid
Save

Senior ASIC Engineer, Post Silicon Validation

Cisco

San Jose, CA 47 days ago
ASIC Post-Silicon Validation Python C System Verilog UVM PCIe Ethernet I2C SPI JTAG DFT Firmware Bootloaders HBM DDR Oscilloscopes Traffic Generators Regression Frameworks
7+ yrs exp
Save

Senior ASIC Engineer, Post Silicon Validation

Cisco

San Jose, CA 27 days ago
ASIC Post-Silicon Validation Python C System Verilog UVM PCIe Ethernet I2C SPI JTAG Firmware Bootloaders DFT ATE Oscilloscopes Traffic Generators HBM DDR
7+ yrs exp
Save