Browse tech roles

UVM Formal Verification Python PCIe CXL AMBA CHI Fabric Interconnects Assertions Coverage Simulation Data Analysis Automation AI-driven solutions +9 more Show less

System Verilog UVM Python PCIe CXL CHI AMBA Generative AI Fabric Interconnects Coherency Simulation Test Bench IP Verification Post-processing +9 more Show less

System Verilog UVM Python PCIe CXL CHI AMBA Generative AI Fabric Interconnects SOC Simulation Verification Environments Post-processing +8 more Show less

RTL NoC Synthesis STA CDC Lint Cache Coherency MESI MOESI Directory-based Coherence Memory Hierarchy Crossbars Arbitration SoC Front-end Synthesis +10 more Show less

RTL NoC SoC Synthesis STA CDC Lint Cache Coherency MESI MOESI Directory-based Coherence Memory Hierarchy Crossbars Arbitration Scripting Front-end Synthesis +11 more Show less

RTL NoC SoC Synthesis STA CDC Lint MESI MOESI Directory-based coherence Cache Coherency Memory Hierarchy Crossbars Arbitration Scripting +10 more Show less

RTL NoC ASIC Design Synthesis STA CDC Lint Cache Coherency MESI MOESI Memory Hierarchy Crossbars Arbitration Front-end Synthesis +9 more Show less

RTL ASIC Design NoC Synthesis STA CDC Lint Cache Coherency MESI MOESI Memory Hierarchy Crossbars Arbitration SoC Scripting +10 more Show less

RTL NoC Crossbars Cache Coherency MESI MOESI Directory-based Coherence Synthesis STA CDC Lint Memory Hierarchy SoC Front-end Synthesis +9 more Show less

Silicon Engineering SoC Firmware JIRA Confluence TWiki MS Project SharePoint PMP Defect Management +5 more Show less

SystemVerilog UVM Verilog C C++ SystemC TLM ASIC Verification RTL Constrained-Random Verification Code Coverage Perl Ruby Makefiles HLS Linux Windows +12 more Show less