ASIC Design Engineer, Fabric/Interconnect

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Posted
15 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $198k
$139k most similar roles pay here $257k

This listing doesn't post a salary. Most similar roles pay $167,400–$228,412.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer, Fabric/Interconnect

As an ASIC Design Engineer – Fabric/Interconnect, you will join a team focused on developing high-quality components for complex systems on a chips. You will be responsible for the design and integration of coherent and non-coherent fabrics into subsystems or SoCs, requiring deep knowledge of interconnect architectures such as NoC topologies, crossbars, and arbitration. Your daily work involves owning all aspects of RTL development, including templating, scripting, and generation while integrating shared IP blocks to optimize memories and hard macros. You will collaborate with front-end synthesis, STA, power, performance, and functional verification teams to ensure timing goals and high quality are met. The role requires expertise in cache coherency protocols like MESI or MOESI, memory hierarchy, and front-end tools including lint and CDC for low power applications.

What does a ASIC Design Engineer earn?

Median $214000 from 52 postings across 8 companies.

See salary data

More like this

Similar roles

ASIC Design Engineer

Apple Inc

Cupertino, CA 58 days ago $150,400–$277,600
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Perl Python TCL System Architecture
3+ yrs exp

ASIC Design Engineer

Apple Inc

Cupertino, CA 58 days ago $184,700–$324,800
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Asynchronous Interfaces
10+ yrs exp

ASIC Design Engineer

Apple Inc

Beaverton, OR 165 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp