Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

10 of up to 20 (filtered)

ASIC Digital Design Tech Lead

Cisco

Carlsbad, CA +1 3 days ago $166,300–$238,300
Actively hiring Confirmed live yesterday Posted this week High trust Competitive pay
ASIC SoC RTL GDS2 FPGA SerDes DSP SPI I2C APB AXI Ethernet DFT Synthesis Timing Closure Low-Power Design Scripting
8+ yrs exp Hybrid

Next-Gen System Cache ASIC Digital Design Engineer

Qualcomm

San Diego, CA 20 days ago $121,800–$182,600
Actively hiring Confirmed live today High trust Below market
ASIC Design RTL Design SystemVerilog Verilog Computer Architecture Synopsys Synthesis Low Power Design Python C++ C Coverage-based Design Verification SoC Interconnects Memory Controllers micro architecture Debugging
2+ yrs exp

ASIC Digital Design Technical Leader

Cisco

Allentown, PA +1 26 days ago
Actively hiring Confirmed live today High trust
ASIC SoC RTL GDS2 FPGA SerDes Ethernet SPI I2C APB AXI DFT Synthesis Timing Closure DSP Scripting
10+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Subsystem ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Design RTL Coding Hardware Architecture LPDDR HBM NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis Digital Design ISA Architecture
4+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Design RTL Coding Front-end Digital Design Hardware Architecture LPDDR HBM SRAM Cache Controller NoC x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis ISA Architecture
4+ yrs exp

Next-Gen High-Speed Memory Subsystem ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
Verilog SystemVerilog ASIC Design RTL Design Synopsys Synthesis Low Power Design Python C C++ Computer Architecture Coverage-based Design Verification SOC Interconnects Memory Controllers micro architecture
4+ yrs exp

ASIC Digital Design Engineer Lead

Apple Inc

San Diego, CA 88 days ago $166,600–$296,000
Actively hiring Confirmed live today Trusted Above market
Digital Design FPGA Emulation Silicon Bring-up Characterization Debug Mixed Signal Design MIPI HDMI Micro-architecture Verification Emulation TCON Display Pipeline
10+ yrs exp

ASIC Digital Design Engineer Lead

Apple Inc

Cupertino, CA 88 days ago $175,500–$311,700
Actively hiring Confirmed live today Trusted Above market
Digital Design FPGA Emulation Silicon Bring-up Mixed Signal Design MIPI HDMI Micro-architecture Verification Emulation Validation TCON
10+ yrs exp

ASIC Digital Design Engineer Lead

Apple Inc

Austin, TX 88 days ago
Actively hiring Confirmed live today Trusted
Digital Design ASIC FPGA Emulation Silicon Bring-up Mixed Signal Design MIPI HDMI TCON Micro-architecture Verification Emulation Validation Characterization Debug
10+ yrs exp