Browse tech roles

Python Perl Linux Windows Android AI LLM JMP Oscilloscope Multimeter Post-silicon PPA Analysis DFx ATE Scripting Data Analysis +11 more Show less

SystemVerilog UVM ASIC Verification Python C/C++ Perl VCS Verdi DFT UPF Machine Learning SoC Functional Coverage Assertion-based Verification GDS +10 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

C C++ Verilog Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

Verilog C C++ Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

CPU Verification RTL C C++ Assembly Verilog Digital Logic Design Chip Architecture Microarchitecture Assertions Silicon Bring-up +6 more Show less

Physical Verification DRC LVS ERC Calibre P&R Flows Floorplanning GPU Architecture Design for Yield Manufacturability ESD Multi Vt Strategies Global Timing Verification +8 more Show less

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Ethernet TCP/IP NVLink Infiniband Data Structures and Algorithms +15 more Show less

SystemVerilog UVM Verilog VHDL RTL Verification Computer Architecture GPU Architecture Cache Verification Memory Management Unit Shell Scripting Perl Ruby Makefiles HDL Simulators Waveform Viewers Functional Coverage SoC +12 more Show less

SystemVerilog Verilog RTL Verification Computer Architecture GPU Architecture Object Oriented Programming Data Structures Perl Ruby Shell Scripting Makefiles HDL Simulators Waveform Viewers Caches Memory Management Unit Interconnects +11 more Show less

SystemVerilog UVM Verilog VHDL RTL Verification Computer Architecture Perl Ruby Shell Scripting Makefiles Graphics Pipeline Functional Coverage Simulations Waveform Viewers +9 more Show less

SystemVerilog UVM Verilog VHDL RTL Verification GPU Architecture Graphics Pipeline Perl Ruby Shell Scripting Makefiles HDL Simulators Waveform Viewers Functional Coverage +9 more Show less

SystemVerilog Verilog RTL Verification Computer Architecture GPU Architecture Object Oriented Programming Data Structures Perl Ruby Shell Scripting Makefiles HDL Simulators Waveform Viewers SoC +9 more Show less

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures and Algorithms +11 more Show less

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures Algorithms +12 more Show less

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug Computer Architecture Digital Design +6 more Show less

CPU Verification RTL Verilog C C++ Assembly Digital Logic Design Chip Architecture Microarchitecture Assertions Silicon Bring-up +6 more Show less

C C++ Verilog Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

C C++ Verilog Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less