Browse tech roles

CPU Verification Micro-architecture Assertions Gate-level Simulation Mixed Signal Verification Assembly Simulators Coverage Collection Waveform Viewers Silicon bringup RIS Cache Coherence Memory Management +8 more Show less

Machine Learning Python C++ C SystemVerilog Verilog RTL Computer Architecture CPU Verification +4 more Show less

RISC-V CPU Verification Micro-architecture Assertions Gate-level Simulation Mixed Signal Verification Assembly Simulators Coverage Collection Waveform Viewers Transactors Silicon bringup Cache Coherence Memory Management Instruction Set Architecture +10 more Show less

CPU Architecture RTL Design Verilog System Verilog C C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Compiler Techniques OS Digital Logic Design +9 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

DFT Verification DFT Design RTL Verilog Python Perl TCL JTAG IEEE1500 MBIST Scan Design Verification Random Constraint Verification Simulators Waveform Debugging CPU Architecture +11 more Show less

DFT Verilog System-Verilog Python Perl TCL JTAG MBIST Scan RTL Digital Logic Design Computer Architecture Assertions Simulation Silicon Bringup +10 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions +13 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

C C++ Verilog Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

Verilog C C++ Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

CPU Verification RTL C C++ Assembly Verilog Digital Logic Design Chip Architecture Microarchitecture Assertions Silicon Bring-up +6 more Show less

CPU Verification RTL Verilog C C++ Assembly Digital Logic Design Chip Architecture Microarchitecture Assertions Silicon Bring-up +6 more Show less

C C++ Verilog Assembly Assertions RTL Digital Logic Design Chip Architecture Microarchitecture Silicon Bring-up +5 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Random Constraint Verification +10 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less