Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: DFT Engineer Remove filter Location: San Jose Remove filter Clear all

7 of up to 20 (filtered)

ASIC DFT Engineer

Broadcom

Fort Collins, CO +1 2 days ago $129,400–$207,000
Actively hiring Confirmed live yesterday Posted this week High trust Below market
DFT ATPG Scan MBIST LBIST Verilog Tessent SSN Mentor TestKompress TetraMax Fastscan STA IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL SerDes DDR PCIe CXL
8+ yrs exp
Save

ASIC DFT Engineer

Broadcom

San Jose, CA 2 days ago $129,400–$207,000
Actively hiring Confirmed live yesterday Posted this week High trust Below market
DFT ATPG Scan Insertion MBIST TAP LBIST Verilog Tessent SSN Mentor TestKompress TetraMax Fastscan IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL STA SerDes DDR PCIe
10+ yrs exp
Save

ASIC DFT Engineer II

Cisco

San Jose, CA 17 days ago $125,700–$203,100
Actively hiring Confirmed live yesterday High trust Below market
DFT SystemVerilog ATPG TestMax Tetramax Tessent PrimeTime Python Tcl Perl VCS JTAG BIST RTL Static Timing Analysis Gate-level Simulation
2+ yrs exp
Save

ASIC DFT Engineer

Cisco

San Jose, CA +1 30 days ago $167,700–$245,200
Actively hiring Confirmed live yesterday High trust Competitive pay
DFT ATPG Scan BIST JTAG Verilog System Verilog VCS TestMax Tetramax Tessent PrimeTime Static Timing Analysis Gate Level Simulation Post-Silicon Validation P1687 RTL
7+ yrs exp Hybrid
Save

DFT Engineer

Broadcom

San Jose, CA 33 days ago $121,900–$195,000
Actively hiring Confirmed live yesterday High trust Below market
DFT ATPG MBIST Scan IJTAG Tessent Silicon Characterization Data Analytics Scripting Semiconductor Manufacturing Wafer Sort Final Test Root Cause Analysis Failure Analysis CMOS Lithography Etch Deposition
8+ yrs exp
Save

Staff DFT Engineer

Arm Holdings

Austin, TX +1 38 days ago $198,100–$268,000
Actively hiring Confirmed live yesterday High trust Above market
DFT Verilog TCL Perl ATPG Scan Compression Memory BIST JTAG IJTAG static-timing-analysis Cadence Synopsys Siemens DFT Tools AMBA CoreSight Silicon Debug Gate Level Simulation
10+ yrs exp Hybrid
Save

DFT Lead Engineer

Broadcom

San Jose, CA 53 days ago $143,800–$230,000
Actively hiring Confirmed live yesterday High trust Competitive pay
DFT ATPG Scan Compression MBIST Tessent SSN Mentor TestKompress TetraMax Fastscan Verilog TCL Python C++ Perl Ruby STA IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL ATE
10+ yrs exp
Save