Browse tech roles

SerDes PAM4 Signal Integrity Power Integrity PCB Design Advanced Packaging ADS HFSS CST HSPICE MATLAB Python Cadence Sigrity PowerSI Clarity SystemVerilog Verilog-A IBIS-AMI Ethernet PCIe NVLink UCIe FEC +18 more Show less

ASIC Design RTL LPDDR HBM DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Physical Design Micro-architecture ISA +12 more Show less

HBM DDR4 DDR5 LPDDR5 LPDDR6 Python C C++ Pre-silicon Validation Post-silicon Validation FPGA Logic Analyzers Protocol Analyzers NoC Chiplets ASIC Signal Integrity Power Integrity Firmware +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting Logic Design +4 more Show less

ASIC Design RTL Micro-architecture SerDes DDR Mixed-Signal IP VCS Fusion Compiler PrimeTime Power Compiler Spyglass DFT Static Timing Analysis Formal Verification Python Perl Digital Signal Processing PCIe USB UFS MIPI +16 more Show less

ASIC Design RTL Coding Hardware Architecture LPDDR HBM NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis Digital Design ISA Architecture +12 more Show less

ASIC Design RTL Coding Front-end Digital Design Hardware Architecture LPDDR HBM SRAM Cache Controller NoC x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis ISA Architecture +11 more Show less

Verilog SystemVerilog ASIC Design RTL Design Synopsys Synthesis Low Power Design Python C C++ Computer Architecture Coverage-based Design Verification SOC Interconnects Memory Controllers micro architecture +9 more Show less