High-Bandwidth Memory (HBM) System Validation Lead

Qualcomm

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
San Diego, CAAustin, TX
Salary
$174,400–$261,600 / yr
Posted
21 days ago
Freshness
Confirmed live yesterday
Closes
Apr 4, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $218k
This role $218k
$156k $280k
below market most similar roles pay here above market

This role pays more than 52% of similar roles. Most pay $182,000–$253,625 — the blue band above. At the midpoint, this role pays about $218k versus about $218k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · High-Bandwidth Memory (HBM) System Validation Lead

High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform) joins the System Validation & Emulation team to lead pre-silicon and post-silicon validation for next-generation AI accelerator platforms. You will define and execute validation strategies for custom HBM subsystems integrated with large-scale compute platforms, driving memory bring-up, performance characterization, stress validation, and reliability analysis. Key responsibilities include developing validation plans for training flows, power-state transitions, and error recovery while leading complex silicon debug for crashes and data corruption. You will utilize Python, C/C++, logic analyzers, and protocol analyzers to build scalable automation frameworks and telemetry tools. The role requires deep expertise in DDR4/DDR5/LPDDR5/LPDDR6, HBM technologies, memory controllers, PHY architectures, cache coherency, NoCs, and chiplet-based architectures to solve complex system-level hardware and software integration problems.

What you'll do

  • Own the end-to-end HBM validation strategy from emulation through production silicon.
  • Develop comprehensive validation plans for memory initialization, training flows, and power-state transitions.
  • Drive pre-silicon and first-silicon memory bring-up and perform root-cause analysis of failures.
  • Validate interactions between HBM, AI accelerators, compute fabrics, cache hierarchy, and NoC infrastructure.
  • Develop scalable automation frameworks and telemetry tools for memory validation and performance monitoring.
  • Lead complex silicon debug efforts to analyze crashes, hangs, data corruption, and performance bottlenecks.
  • Create stress scenarios representing real-world AI workloads to ensure system reliability.

What we're looking for

  • BS/MS/PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 8+ years of experience in memory validation, silicon validation, or platform bring-up.
  • Bachelor's degree and 6+ years of experience in ASIC design, verification, validation, or integration.
  • Master's degree and 5+ years of experience in ASIC design, verification, validation, or integration.
  • PhD and 4+ years of experience in ASIC design, verification, validation, or integration.
  • Strong understanding of DDR4/DDR5/LPDDR5/LPDDR6, HBM, memory controllers, PHY architectures, and cache/coherency systems.
  • Experience with pre-silicon validation, FPGA platforms, and post-silicon bring-up.
  • Programming experience in Python, C/C++.
  • Experience with HBM2, HBM3, HBM3E, or advanced stacked-memory technologies (preferred).
  • Experience with AI accelerators, GPU, HPC, or server-class platforms (preferred).
  • Familiarity with NoCs, Chiplets, Coherent interconnects, SI, PI, and thermal characterization (preferred).

More like this

Similar roles

Near-Memory Compute System Validation Engineer

Qualcomm

San Diego, CA +5 12 days ago $145,600–$218,400
C/C++ Python SoC Architecture Bare-metal Embedded Firmware Device Drivers Silicon Validation Memory Validation JTAG Kernel Debuggers FPGA Emulation DMA HBM LPDDR DDR AI Accelerators Multi-threading
4+ yrs exp

Principal Memory Sub-System Validation Lead

Amd

Santa Clara, CA 34 days ago $229,600–$344,400
HBM DDR LPDDR Post-Silicon Validation SoC Memory Architecture Memory Controller PHY Design JTAG I2C Python C/C++ Linux Windows Machine Learning High-Performance Computing PVT Shmoo Characterization DRAM

DDR Validation Lead, Staff

Qualcomm

San Diego, CA +1 11 days ago $145,600–$218,400
LPDDR5X LPDDR6 DDR C C++ ASIC FPGA Post-Silicon Debug NoC Cache, coherency SI/PI Firmware Regression Infrastructure Automation Frameworks Memory Training Power Management
5+ yrs exp

System Validation Lead

Qualcomm

San Diego, CA +5 12 days ago $174,400–$261,600
SoC Validation Post-silicon Validation ASIC Design ARM Architecture Emulation FPGA Veloce RUMI NoC DDR HBM Firmware System Software Root-cause Analysis AI/GenAI Power Management Virtualization
6+ yrs exp

Post-Silicon Memory Subsystem Validation Engineer

Amd

Austin, TX +1 28 days ago $133,200–$199,800
DDR5 LPDDR5x Post-Silicon Validation First-Silicon Bring-up Root-Cause Analysis Memory Subsystems Firmware Software Pre-silicon Validation Lab Equipment AI Automation