Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Design Verification Engineer Remove filter Location: Redmond Remove filter Clear all

10 of up to 20 (filtered)

Senior Design Verification Engineer, Power DVT Team

Amazon Inc

Redmond, WA 39 days ago $137,300–$185,700
Actively hiring Confirmed live today High trust Below market
Power Electronics Hardware Validation DFT SI/PI FPGA Firmware Test Automation I2C SPI CAN DO-160 MIL-STD-810 Requirements Management Radiation Testing
5+ yrs exp
Save

Electrical Design & Verification Engineer, Leo Optical ISL Development

Amazon Inc

Redmond, WA 76 days ago $117,300–$160,000
Actively hiring Confirmed live yesterday High trust Below market
Python Electrical Engineering PCBA Design FPGA Embedded SW Automated Functional Testing Signal Integrity High-Speed Interfaces Oscilloscopes Multimeters Switching Power Supplies Sensors RF System-on-Chip Requirements Traceability Data Analysis
3+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Redmond, WA 105 days ago $165,000–$260,000
Actively hiring Confirmed live yesterday Low trust Competitive pay
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting
5+ yrs exp
Save

Design Verification Engineer

SpaceX

Redmond, WA 105 days ago $125,000–$145,000
Actively hiring Confirmed live today Low trust Below market
ASIC Verification SystemVerilog UVM Python MATLAB RTL Design Post-Silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Pre-Silicon Verification
1+ yrs exp
Save

ASIC Design Verification Engineer

Amazon Inc

Austin, TX +3 124 days ago $153,600–$215,000
Actively hiring Confirmed live yesterday Low trust Above market
SystemVerilog UVM Verilog SystemC Matlab C DPI-C Formal Verification RTL DSP CMOS Scripting
5+ yrs exp
Save

Satellite Design Verification Engineer

Amazon Inc

Austin, TX +3 124 days ago $153,600–$215,000
Actively hiring Confirmed live yesterday Low trust Above market
UVM SystemC C Matlab DPI-C Digital Verification Modem Design Formal Verification pre silicon post silicon Scripting CMOS DSP Test Bench
5+ yrs exp
Save

Principal Design Verification Engineer

SpaceX

Palo Alto, CA +4 159 days ago $210,000–$355,000
Actively hiring Confirmed live yesterday Low trust Above market
ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp
Save

Principal Design Verification Engineer

SpaceX

Irvine, CA +3 159 days ago $210,000–$335,000
Actively hiring Confirmed live today Low trust Above market
ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp
Save

Principal Design Verification Engineer

SpaceX

Redmond, WA +3 159 days ago $210,000–$335,000
Actively hiring Confirmed live yesterday Low trust Above market
ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp
Save

Principal Design Verification Engineer

SpaceX

Austin, TX +3 159 days ago
Actively hiring Confirmed live yesterday Low trust
ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Chip Bring-up Constrained Random Verification Object-Oriented Programming Test Bench Development Coverage Models Scripting Digital Design
10+ yrs exp
Save