Browse tech roles

GPU Physical Design SoC Design Synthesis place-and-route Clock Tree Synthesis Timing Closure Signoff STA DRC LVS Python Tcl Shell Perl ICC2 Fusion Compiler Innovus PrimeTime Tempus StarRC DTCO +16 more Show less

GPU Physical Design Place-and-Route Floorplanning Timing Closure STA Power-Grid Design DRC LVS FusionCompiler Innovus ICC2 PrimeTime Tempus StarRC RedHawk Python Tcl Shell Perl DTCO PPA Physical Verification Clock Tree Synthesis Synthesis +19 more Show less

SystemVerilog UVM C++ Python Perl GPU Design Verification Constrained-Random Testing Coverage-Driven Verification RTL Computer Architecture Hardware Modeling Emulation Performance Profiling Formal Verification +9 more Show less

Firmware Development C C++ Assembly RISC-V Verilog SystemVerilog RTL Design ASIC Flow Vulkan OpenGL Direct3D OpenCL GPU Architecture SoC Architecture Bring-up Debug +12 more Show less

NetApp ONTAP StorageGRID Python Ansible Terraform NFS Linux AWS FSx Azure NetApp Files Lustre GPFS BeeGFS XFS ZFS ext4 NFSv3 NFSv4 eBPF SystemTap LDAP Active Directory CommVault NetBackup VMware LSF Slurm Grid Engine Infrastructure-as-Code REST APIs +24 more Show less

Python C/C++ Linux Android Firmware Shell Scripting Verilog SoC GPU Post-Silicon Validation Logic Analyzer Lauterbach IPXACT Object Oriented Programming Power and Performance Analysis Design-for-Debug (DfD) +11 more Show less

Power Modeling Power Architecture Machine Learning IoT Silicon Process Production Test +1 more Show less

Power Modeling Power Architecture Software Design Tradeoff Analysis Machine Learning IoT Silicon Process Production Test +3 more Show less

Power Modeling Machine Learning IoT Silicon Process Production Test Tradeoff Analysis +1 more Show less

SSPM CASB SaaS Security API Integrations OAuth SSO SAML Scripting Automation Identity Security Cloud Security SaaS Threat Protection Governance Frameworks Telemetry Collection Risk Management +10 more Show less

Formal Verification SystemVerilog Assertions RTL GPU Architecture Formal Property Verification (FPV) 3D Graphics Hardware DPV C2RTL SEQ RTL2RTL SEQ Coverage Closure Abstraction Techniques +6 more Show less

C C++ Python Java Ubuntu Server RHEL SUSE Windows Server ARM64 RISC-V x86 BIOS UEFI BMC Firmware Firmware Validation Cloud Edge +11 more Show less

APIs Event-Driven Systems Data Pipelines SOC 2 PCI FFIEC GLBA Technical Design Infrastructure Compliance Auditability +6 more Show less