Senior Technical Project Lead, Silicon Engineering

SpaceX

Quick summary

Work type
On-site
Location
Austin, TX
Posted
1 day ago

Market check

Salary context

How this pay compares to similar roles

Similar $190k
$141k most similar roles pay here $235k

This listing doesn't post a salary. Most similar roles pay $156,499–$223,700.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 641 open roles on FindRole.

Listed pay typically runs $130,000–$160,000 across 476 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Senior Technical Project Lead, Silicon Engineering

As a Sr. Technical Project Lead in Silicon Engineering based in Austin, TX, you will drive complex silicon projects from inception to production for the Starlink network, enhancing its performance and capabilities. Your daily tasks include tracking schedules, collaborating with multidisciplinary teams, identifying suppliers, and leading discussions to resolve issues efficiently. You must have extensive experience in digital and analog/RF ASIC design processes, knowledge of EDA tools, and hands-on experience with external IP vendors and advanced node fabs. Proficiency in project management tools like Jira is essential, as you will manage various aspects including silicon design, bring-up, qualification, and ramp-up to production. This role requires strong communication skills and the ability to work extended hours when necessary.

What you'll do

  • Drive complex silicon projects from kick-off to production.
  • Track and communicate schedules and milestones for ASIC development tasks.
  • Introduce new silicon solutions to expedite bring-up processes.
  • Collaborate with teams to identify and rectify issues in silicon projects.
  • Lead discussions with internal and external stakeholders on project progress.

What we're looking for

  • 8+ years of technical project or program management experience in satellite or consumer product lifecycle.
  • Extensive knowledge and hands-on experience with digital and analog/RF ASIC design processes from kick-off to tape-out.
  • Proficiency in managing silicon projects, including design, bring-up, qualification, and ramp-up to production.
  • Strong communication skills for interfacing with multidisciplinary teams and stakeholders across the company.
  • Experience working with advanced node fabs, package substrate, and OSAT partners.

More like this

Similar roles

Senior Technical Project Lead, Silicon Engineering

SpaceX

Sunnyvale, CA 1 day ago $175,000$280,000
Jira Smartsheet Confluence digital ASIC design analog/RF ASIC design EDA tools advance node fabs package substrate OSAT partners ATE testing silicon packaging silicon reliability PCB schematics FPGA platform pre-silicon testing silicon software drivers

Senior Technical Project Lead, Silicon Engineering

SpaceX

Irvine, CA 1 day ago $165,000$260,000
Jira Smartsheet Confluence digital ASIC design analog/RF ASIC design EDA tools advance node fabs package substrate OSAT partners ATE testing silicon packaging silicon reliability PCB schematics FPGA platform pre-silicon testing silicon software drivers

Senior Technical Project Lead, Silicon Engineering

SpaceX

Redmond, WA 1 day ago $165,000$260,000
Jira Smartsheet Confluence digital ASIC design analog/RF ASIC design EDA tools advance node fabs package substrate OSAT partners pre-silicon testing emulation FPGA platform Wafer and package part ATE testing Silicon packaging Silicon reliability PCB schematics layout Silicon software drivers diagnostic scripts

Senior IC Package Design Engineer, Silicon Engineering

SpaceX

Austin, TX 24 days ago
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Lead Post-Silicon Validation Engineer

Nvidia

Santa Clara, CA 2 days ago $200,000$322,000
C++ SystemC DRAM HBM GDDR LPDDR SOC/GPU Pre-Silicon Post-Silicon Debugging Process Implementation Methodologies Data Analysis Communication Skills

Hardware Engineering Technical Leader

Cisco

Remote (San Jose, CA) 6 days ago $168,800$241,200
PCB Signal Integrity (SI) Tolerance Analysis Materials Selection Plating Validation Testing Mechanical Engineering Electrical Design Thermal Management Liquid Cooling Coolant Cables Cold-Plate Leak Detection Thermal Interface Materials (TIM) Active Cooling Connectors SPC FMEA 8D/Corrective Action Cause-and-Effect Analysis Design of Experiments (DOE) Risk Assessment
Remote