Senior Technical Project Lead, Silicon Engineering

SpaceX

Quick summary

Work type
On-site
Location
Irvine, CA
Salary
$165,000–$260,000 / yr
Posted
1 day ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k
This role $212k
$137k most similar roles pay here $273k

This role pays more than 67% of similar roles. Most pay $156,499–$223,700 — the shaded band above. At the midpoint, this role pays about $212k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 641 open roles on FindRole.

Listed pay typically runs $130,000–$160,000 across 476 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Senior Technical Project Lead, Silicon Engineering

As a Senior Technical Project Lead in Silicon Engineering, you will join a dynamic team responsible for expanding the performance and capabilities of the Starlink network through cutting-edge silicon solutions. Your daily responsibilities include driving complex silicon projects from inception to production, tracking schedules and milestones, collaborating with multidisciplinary teams to introduce new silicon technologies quickly, and managing supply chain partnerships to ensure timely delivery. You will leverage your expertise in digital and analog/RF ASIC design processes, pre-silicon testing, wafer and package ATE testing, and silicon packaging to lead discussions and resolve issues across internal and external teams. Proficiency with project management tools like Jira and Confluence is essential, as you navigate the intricate steps from engineering wafers to mass production in a fast-paced environment.

What you'll do

  • Drive complex silicon projects from kick-off to production.
  • Track and communicate schedules and milestones for ASIC development tasks.
  • Introduce new silicon solutions to expedite bring-up processes.
  • Collaborate with teams to identify and rectify issues in silicon projects.
  • Lead discussions with internal and external stakeholders on project progress.

What we're looking for

  • 8+ years of technical project or program management experience
  • Project leadership in satellite and/or consumer product lifecycle(s)
  • Knowledge and hands-on experience with digital and analog/RF ASIC design processes
  • Experience working with external IP and EDA tool vendors, advance node fabs
  • Silicon project management skills including bring-up, qualification, ramp-up to production

More like this

Similar roles

Senior Technical Project Lead, Silicon Engineering

SpaceX

Sunnyvale, CA 1 day ago $175,000$280,000
Jira Smartsheet Confluence digital ASIC design analog/RF ASIC design EDA tools advance node fabs package substrate OSAT partners ATE testing silicon packaging silicon reliability PCB schematics FPGA platform pre-silicon testing silicon software drivers

Senior Technical Project Lead, Silicon Engineering

SpaceX

Redmond, WA 1 day ago $165,000$260,000
Jira Smartsheet Confluence digital ASIC design analog/RF ASIC design EDA tools advance node fabs package substrate OSAT partners pre-silicon testing emulation FPGA platform Wafer and package part ATE testing Silicon packaging Silicon reliability PCB schematics layout Silicon software drivers diagnostic scripts

Senior IC Package Design Engineer, Silicon Engineering

SpaceX

Irvine, CA 24 days ago $165,000$260,000
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM Simulation Package Design Electrical Review Substrate Design RFIC ASIC Manufacturing Reviews

Senior IC Package Design Engineer, Silicon Engineering

SpaceX

Austin, TX 24 days ago
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Samsung Semiconductor

Samsung Semiconductor

San Jose, CA 24 days ago
Jira Confluence MS Project Synopsys Cadence Palladium Veloce ZeBu 2.5D/3D IC TSV Automotive functional safety EDA tools RTL Simulation STA PnR DFT High-speed design Advanced process nodes