Senior Manager Silicon Design Engineering

Amd

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Austin, TXMarkham, ON, CanadaOttawa, ON, Canada
Salary
$186,400–$279,600 / yr
Posted
24 days ago
Freshness
Confirmed live 2 days ago
Closes
Aug 18, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $201k
This role $233k
$147k most similar roles pay here $294k

This role pays more than 77% of similar roles. Most pay $172,375–$230,250 — the shaded band above. At the midpoint, this role pays about $233k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Manager Silicon Design Engineering

Sr. Manager Silicon Design Engineering will lead and manage a high-performance engineering team within the Security IP Team focused on hardware and firmware co-verification of embedded micro-processor subsystems and associated hardware accelerators in leading-edge SOCs. The role involves managing talent, meeting schedule commitments, and overseeing the development of testbenches, methodologies, and performance models for components like cryptography, data compression, and high throughput DMA. Key responsibilities include executing verification in UVM System Verilog and C-DPI structured testbenches, as well as FPGA hardware prototype platforms. The candidate will collaborate with multi-functional leaders to influence IP micro-architecture development and manage the integration of SMU IPs. Required skills include experience in firmware-based hardware verification, system and software engineering, and technical leadership. This role addresses critical performance functions such as security policy management and data compression within complex SoC environments.

What you'll do

  • Lead and manage a high-performance engineering team responsible for hardware and firmware co-verification of embedded micro-processor subsystems.
  • Oversee the development and execution of subsystem and block-level test plans to ensure verification metrics closure.
  • Manage team performance reviews, career development, and talent nurturing for engineering staff.
  • Develop and maintain verification architectures, testbenches, and methodologies using UVM System Verilog and C-DPI.
  • Influence IP micro-architecture development by participating in subsystem specifications and hardware/firmware co-design efforts.
  • Create and verify abstracted firmware and hardware performance models to optimize system trade-offs.
  • Develop and maintain integration scripts, build infrastructure, and test run scripts for SoC level integration.
  • Support silicon bring-up, debugging efforts, and emulation for various high-performance IP subsystems.

What we're looking for

  • Bachelor's or Master's degree in computer engineering or Electrical Engineering.
  • Proven experience managing and leading technical engineering teams.
  • Experience leading and mentoring a high-performance, distributed team.
  • Expertise in Hardware/Firmware co-verification using UVM System Verilog and C-DPI structured testbenches.
  • Experience with FPGA hardware prototype platforms for verification.
  • Proficiency in developing and maintaining subsystem verification architecture, testbenches, and methodologies.
  • Strong system and software engineering background.
  • Excellent communication skills to summarize complex problems for executives and technical details for engineers.

More like this

Similar roles

Senior SOC/ASIC Physical Design Engineer

SpaceX

Austin, TX 108 days ago
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Sunnyvale, CA 108 days ago $175,000$280,000
ASIC Physical Design RTL2GDSII STA EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis Electromigration
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Irvine, CA 108 days ago $165,000$260,000
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis (STA) EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis
5+ yrs exp

Lead Digital Design Engineer, Custom Silicon Management

Apple Inc

Cupertino, CA 6 days ago $175,500$311,700
Digital Design Mixed Signal FPGA Silicon Bring-up Characterization Debug MIPI SoundWire I2S SPMI Audio Amplifier Codec Power Converters Micro-architecture Emulation Verification Validation
10+ yrs exp