Software Engineer, Hardware Tools and Methodology

Nvidia

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$116,000–$189,750 / yr
Employment
Full-time
Posted
146 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $174k
This role $153k
$105k $220k
below market most similar roles pay here above market

This role pays less than 62% of similar roles. Most pay $139,287–$208,300 — the blue band above. At the midpoint, this role pays about $153k versus about $174k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Software Engineer, Hardware Tools and Methodology

JOB TITLE: Software Engineer, Hardware Tools and Methodology - New College Grad 2026 The NVIDIA Clocks team is seeking a Software Engineer, Hardware Tools and Methodology - New College Grad 2026 to architect, design, develop, and support tools for RTL generation across all products. This role involves building automated workflows for cross-functional teams and improving C++ algorithms for automated connectivity, auto logic insertion, and post-processing Verilog RTL. The successful candidate will enhance the quality of existing tools and flows while applying a deep understanding of both software and hardware principles. Required skills include proficiency in C++, ASIC Design, and Verilog RTL. Preferred technical competencies include experience with Perl, Python, Make scripting, and knowledge of Clocks/Resets design and verification. This position focuses on solving complex design methodology and automation problems within the hardware development lifecycle.

What does a Software Engineer earn in California?

Median $214500 from 1193 postings across 76 companies.

See salary data

What you'll do

  • Architect, design, develop, and support tools for RTL generation across all NVIDIA products.
  • Architect automated workflows to support deliverables for multiple cross-functional teams.
  • Improve C++ algorithms for automated connectivity and auto logic insertion.
  • Improve C++ algorithms for post-processing Verilog RTL.
  • Enhance the quality of existing tools and flows used by the team.

What we're looking for

  • Master's degree or higher in Computer Engineering or Electrical Engineering (or equivalent experience).
  • Coding skills in C++.
  • Good understanding of ASIC Design and Verilog RTL.
  • Experience working across multi-functional teams.
  • Prior experience in RTL design (Verilog), verification, and synthesis (preferred).
  • Experience in C++, Perl, Python, and Make scripting (preferred).
  • Knowledge of Clocks/Resets design and verification (preferred).

More like this

Similar roles

ASIC Design Engineer

Nvidia

Santa Clara, CA 110 days ago $100,000–$166,750
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Design C++ Python Perl Computer Architecture DMA Engines Bus Protocols Interconnect Networks Caches Digital Systems

Software R&D Engineer, VLSI Physical Design

Nvidia

Austin, TX +1 97 days ago $116,000–$189,750
C++ VLSI Physical Design Machine Learning Python Perl Tcl ICC2 Innovus PrimeTime Tempus StarRC Distributed Computing Multithreading Reinforcement Learning Graph Neural Networks Parallel Computing EDA Tools

C++ Software Engineer, Infrastructure Tools

Nvidia

Santa Clara, CA 18 days ago
C++ Golang Python Perl Tcl CI/CD Git Perforce Make CMake Bazel LSF Full Stack Development Algorithms Computer Architecture AI ML Distributed Computing Systems
Hybrid

ASIC Design Engineer

Nvidia

Santa Clara, CA 29 days ago $100,000–$166,750
Verilog RTL Design ASIC Design VLSI Logic Synthesis Timing Analysis C++ Python Perl Computer Architecture Micro-architecture Digital Systems DMA Engines Bus Protocols Interconnect Networks Caches

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 8 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis C++ Python Perl VLSI Design Computer Architecture DMA Engines Bus Protocols Interconnect Networks Digital Systems Computer Arithmetic
8+ yrs exp Hybrid