Software Engineer, Hardware Tools and Methodology

Nvidia

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$116,000–$189,750 / yr
Posted
100 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $171k
This role $153k
$105k most similar roles pay here $218k

This role pays less than 60% of similar roles. Most pay $139,075–$202,800 — the shaded band above. At the midpoint, this role pays about $153k versus about $171k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Software Engineer, Hardware Tools and Methodology

Software Engineer, Hardware Tools and Methodology - New College Grad 2026 will join the Clocks team to focus on tools for RTL generation across all products. The role involves architecting, designing, developing, and supporting automated workflows for cross-functional teams while improving C++ algorithms for automated connectivity, auto logic insertion, and post-processing Verilog RTL. Candidates must possess a master's degree in Computer Engineering or Electrical Engineering and demonstrate strong coding skills in C++. The position requires a deep understanding of ASIC Design and Verilog RTL to solve complex problems regarding design methodology and automation. Preferred technical skills include experience with Perl, Python, and Make scripting, alongside specific knowledge of Clocks/Resets design and verification. This role bridges the gap between software and hardware principles to enhance internal tools and production flows for integrated circuits.

What does a Software Engineer earn in California?

Median $214000 from 775 postings across 63 companies.

See salary data

What you'll do

  • Architect, design, develop, and support tools for RTL generation across all NVIDIA products.
  • Architect automated workflows to support deliverables for multiple cross-functional teams.
  • Improve C++ algorithms for automated connectivity and auto logic insertion.
  • Develop post-processing tools for Verilog RTL.
  • Enhance the quality of existing tools and flows used by the team.
  • Implement automation for hardware design processes.

What we're looking for

  • Master's degree or higher in Computer Engineering or Electrical Engineering (or equivalent experience).
  • Proficiency in C++ programming for algorithm development and tool creation.
  • Strong understanding of ASIC Design principles.
  • Understanding of Verilog RTL design.
  • Experience working across multi-functional teams.
  • Prior experience in RTL design, verification, and synthesis is preferred.
  • Proficiency in Perl, Python, and Make scripting is preferred.
  • Knowledge of Clocks/Resets design and verification is preferred.

More like this

Similar roles

ASIC Design Engineer

Nvidia

Santa Clara, CA 64 days ago $100,000$166,750
RTL Verilog ASIC Design VLSI Micro-architecture Logic Synthesis Timing Analysis C++ Python Perl Computer Architecture Digital Systems Bus Protocols Interconnect Networks DMA Engines

Software R&D Engineer, VLSI Physical Design

Nvidia

Austin, TX +1 51 days ago $116,000$189,750
C++ VLSI Physical Design Machine Learning Graph Neural Networks Python Tcl Perl ICC2 Innovus PrimeTime Tempus StarRC Multithreading Distributed Computing Parallel Computing EDA Tools

ASIC Clocks Verification Engineer

Nvidia

Santa Clara, CA 134 days ago $116,000$189,750
SystemVerilog UVM Python Perl ASIC Design Logic Synthesis Design Verification Clocking Structures DFT Scripting Languages
Hybrid

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 28 days ago $168,000$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Computer Architecture C++ Python Perl Bus Protocols Interconnect Networks DMA Engines Digital Systems
8+ yrs exp Hybrid

Senior EDA Engineer, SOC Design Methodology

Nvidia

Santa Clara, CA 7 days ago $136,000$218,500
Verilog SystemVerilog C++ Python Perl Tcl SoC Design ASIC Design RTL Data Structures Algorithms Synopsys Fusion Compiler AI Coding Tools Claude Code Cursor
Hybrid