Senior Software Engineer, Hardware Tools and Methodology Development

Nvidia

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Employment
Full-time
Posted
5 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $173k
This role $177k
$110k $232k
below market most similar roles pay here above market

This role pays more than 65% of similar roles. Most pay $149,875–$196,750 — the blue band above. At the midpoint, this role pays about $177k versus about $173k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Software Engineer, Hardware Tools and Methodology Development

Role Posting Log in to save

The Senior Software Engineer, Hardware Tools and Methodology Development joins the NVIDIA Clocks group to architect, design, and support tools for RTL generation across all products. The role involves developing automated workflows for cross-functional teams and improving C++ algorithms for automated connectivity, auto logic insertion, and post-processing. The successful candidate will also improve existing tools and flows used by the team. Key requirements include a BS or MS in CE or EE, three years of experience, and strong coding skills in C++. Technical proficiency in Verilog RTL, ASIC Design, Perl, Python, and Make scripting is essential. The position focuses on the technical challenge of hardware methodology development, specifically addressing clocks and resets design and verification within the context of GPU and AI technology.

What does a Software Engineer earn in California?

Median $214500 from 1193 postings across 76 companies.

See salary data

Skills

C++ Verilog RTL Design ASIC Design Python Perl Make Synthesis Verification Algorithms

What you'll do

  • Architect, design, develop, and support tools for RTL generation across all NVIDIA products.
  • Architect automated workflows to support deliverables for multiple cross-functional teams.
  • Improve C++ algorithms for automated connectivity, auto logic insertion, and post-processing.
  • Develop and maintain Verilog RTL.
  • Improve the quality of existing tools and flows used by the team.

What we're looking for

  • BS or MS degree or equivalent experience in Computer Engineering or Electrical Engineering.
  • At least 3+ years of work experience.
  • Strong coding skills in C++.
  • Good understanding of ASIC Design and Verilog RTL.
  • Strong interpersonal and collaboration skills.
  • Prior experience in RTL design (Verilog), verification, and synthesis (preferred).
  • Proficiency in C++, Perl, Python, and Make scripting (preferred).
  • Knowledge of Clocks/Resets design and verification (preferred).

Related searches

More Senior Software Engineer jobs Senior Software Engineer jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Senior C++ Software Engineer, Chip Design Tools

Nvidia

Santa Clara, CA +3 112 days ago
C++ Golang Verilog Unix Linux VLSI RTL Compiler Build Systems Database Dynamic Code Analysis Domain-Specific Languages Computer Architecture Algorithms
5+ yrs exp
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 110 days ago $100,000–$166,750
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Design C++ Python Perl Computer Architecture DMA Engines Bus Protocols Interconnect Networks Caches Digital Systems
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 29 days ago $100,000–$166,750
Verilog RTL Design ASIC Design VLSI Logic Synthesis Timing Analysis C++ Python Perl Computer Architecture Micro-architecture Digital Systems DMA Engines Bus Protocols Interconnect Networks Caches
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750
RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow
2+ yrs exp
Save