Senior Software Engineer, Hardware Tools and Methodology Development

Nvidia

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Posted
10 days ago
Freshness
Confirmed live 2 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $177k
This role $177k
$112k most similar roles pay here $247k

This role pays more than 64% of similar roles. Most pay $151,000–$202,561 — the shaded band above. At the midpoint, this role pays about $177k versus about $177k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Software Engineer, Hardware Tools and Methodology Development

As a Senior Software Engineer, Hardware Tools and Methodology Development within the Clocks group, you will architect, design, develop, and support tools for RTL generation across all products. Your daily responsibilities involve creating automated workflows to support deliverables for cross-functional teams while improving C++ algorithms for automated connectivity, auto logic insertion, and post-processing. You will also focus on Verilog RTL and enhancing the quality of existing team tools and flows. The role requires a deep understanding of both software and hardware principles, specifically regarding ASIC design and Verilog RTL. To succeed, you must possess strong coding skills in C++ and proficiency in Perl, Python, and Make scripting. This position addresses technical challenges in clock and reset design and verification to streamline the development process for complex integrated circuits.

What does a Software Engineer earn in California?

Median $214000 from 775 postings across 63 companies.

See salary data

What you'll do

  • Architect, design, develop, and support tools for RTL generation across all NVIDIA products.
  • Architect automated workflows to support deliverables for multiple cross-functional teams.
  • Improve C++ algorithms for automated connectivity, auto logic insertion, and post-processing.
  • Develop and maintain Verilog RTL code.
  • Improve the quality of existing tools and flows used by the team.

What we're looking for

  • BS or MS degree in Computer Engineering or Electrical Engineering (or equivalent experience).
  • At least 3 years of work experience.
  • Strong coding skills in C++.
  • Good understanding of ASIC Design and Verilog RTL.
  • Understanding of both Software and Hardware principles.
  • Proficiency in Perl, Python, and Make scripting.
  • Knowledge of Clocks/Resets design and verification.
  • Prior experience in RTL design, verification, and synthesis.

More like this

Similar roles

ASIC Design Engineer

Nvidia

Santa Clara, CA 65 days ago $100,000$166,750
RTL Verilog ASIC Design VLSI Micro-architecture Logic Synthesis Timing Analysis C++ Python Perl Computer Architecture Digital Systems Bus Protocols Interconnect Networks DMA Engines

Senior EDA Engineer, SOC Design Methodology

Nvidia

Santa Clara, CA 8 days ago $136,000$218,500
Verilog SystemVerilog C++ Python Perl Tcl SoC Design ASIC Design RTL Data Structures Algorithms Synopsys Fusion Compiler AI Coding Tools Claude Code Cursor
Hybrid

ASIC Design Engineer

Nvidia

Santa Clara, CA 26 days ago $116,000$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 29 days ago $168,000$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Computer Architecture C++ Python Perl Bus Protocols Interconnect Networks DMA Engines Digital Systems
8+ yrs exp Hybrid