Senior ASIC Methodology Engineer - LPU Division

Nvidia

Remote Actively hiring
Remote, US Posted 16 days ago $152,000–$241,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a senior member of the ASIC development team, you will redefine hardware development methodologies by pioneering AI-driven automation techniques that enhance predictability and efficiency across logic design, verification, and physical design stages. Your daily responsibilities include identifying bottlenecks in the ASIC lifecycle, curating real-time data for AI models, establishing quantitative metrics to measure improvements, and mentoring engineers on emerging technologies. You will also track advancements in AI, EDA, and hardware design research to guide strategic investments aligned with long-term roadmaps. The ideal candidate has a strong background in computer science or electrical engineering, 5+ years of industry experience developing ASIC frameworks, proficiency in Python, Perl, Make, shell scripting, and knowledge of agentic flow development within AI frameworks.

Skills

Python Perl Make Shell_scripting AI_frameworks RTL Functional_verification Formal_verification Physical_design CI/CD EDA_tools Kubernetes Docker Terraform AWS Grafana Prometheus

What you'll do

  • Identify cross-stage bottlenecks in ASIC lifecycle to improve predictability and turnaround time through automation.
  • Curate real-time data for effective AI models, ensuring scalable and secure data pipelines with infrastructure teams.
  • Establish quantitative metrics to measure efficiency improvements and guide methodology decisions based on data insights.
  • Serve as a technical mentor by sharing best practices and publishing internal guidelines on AI-enabled development techniques.
  • Track advances in AI, EDA, and hardware design research to evaluate their applicability for strategic product roadmaps.

What we're looking for

  • 5+ years of industry experience in ASIC design or related field.
  • Proven track record developing innovative ASIC design methodologies.
  • Expertise in RTL, functional verification, formal verification, and physical design.
  • Proficiency in Python, Perl, Make, shell scripting, and AI frameworks.
  • Strong programming skills with high-level languages and AI framework knowledge.
  • Ability to establish quantitative metrics for efficiency and quality improvements.
  • Excellent verbal and written communication skills for mentoring and sharing best practices.

Market check

Salary context

This $152,000–$241,500 range sits above 63% of similar postings on FindRole.

Peer median band

$140,000–$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$151,106–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior ASIC Design Engineer - LPU

Nvidia

Remote (Us, Ca, Remote, US) 78 days ago $168,000–$264,500
Verilog RTL ASIC VLSI Digital systems Computer Architecture Computer Arithmetic Low-power design Logic synthesis Timing analysis Arbiters Scheduling Synchronization Bus protocols Interconnect networks Dataflow architectures CPU subsystems
Remote

Senior ASIC Infrastructure Engineer

Nvidia

Us, Ca, Santa Clara, US 9 days ago $152,000–$241,500
Python Perl Linux CI/CD Jenkins Kubernetes Docker gitlab REST APIs webservers VCS Verdi Terraform PostgreSQL Redis Prometheus Grafana RAG MCP LangGraph Transformer RL GenAI

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 140 days ago $136,000–$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote

Senior Custom ASIC Engineering Lead

Broadcom

Usa-Ca San Jose Innovation Drive, US 16 days ago $163,800–$262,000
TCL Shell Scripting EDA tools Physical design STA DFT Verilog RTL coding Logic simulation Test Packaging Low power design Power management SERDES ASIC HPC Networking Storage AI

Senior VLSI Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 42 days ago $136,000–$218,500
Python C++ Perl Synopsys Design Compiler Siemens Calibre Cadence Virtuoso EDA tools AI machine learning LLMs workflow automation data pipelines software architecture chip design flows library modeling quality systems physical design automation hierarchical approaches top-down approaches