Senior ASIC Methodology Engineer

Nvidia

Confirmed live today Trusted
Remote

Quick summary

Work type
Remote
Location
CANCTXORAZMA
Employment
Full-time
Posted
109 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $196k
$142k $239k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $176,043–$216,250.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior ASIC Methodology Engineer

Role Posting Log in to save

The Senior ASIC Methodology Engineer - LPU Division joins the ASIC development team to redefine hardware development by inventing the next wave of methodology. This role involves pioneering AI-driven automation techniques to transform how sophisticated ASICs are conceived, explored, and brought to closure. You will identify cross-stage bottlenecks, curate real-time data for AI models, and establish quantitative metrics to improve predictability and cycle-time. Key responsibilities include developing groundbreaking design frameworks, mentoring engineers, and tracking advances in EDA and hardware design research. Required skills include high-level programming in Python, PERL, Make, and shell scripting, along with experience in AI frameworks and agentic flow development. The role addresses the technical challenge of creating end-to-end workflows that transcend traditional infrastructure across logic design, verification, and physical design.

Skills

ASIC Design RTL Functional Verification Formal Verification Physical Design Python Perl Make Shell Scripting AI Frameworks EDA Data Pipelines Agentic Flow Hardware Development Methodology

What you'll do

  • Identify cross-stage bottlenecks in the ASIC development lifecycle to improve predictability and turnaround time.
  • Develop AI-driven automation techniques to transform how ASICs are conceived, explored, and finalized.
  • Curate real-time data to build scalable and secure data pipelines for AI models and analytics.
  • Establish quantitative metrics to measure efficiency, quality, and cycle-time improvements across development stages.
  • Publish internal guidelines and mentor engineers on emerging AI-enabled hardware development techniques.
  • Track and evaluate research in AI, EDA, and hardware design to guide long-term strategic technology bets.

What we're looking for

  • Bachelor's or Master's degree in Computer Science, Computer Engineering, or Electrical Engineering (or equivalent experience).
  • 5+ years of proven industry experience.
  • Proven track record developing groundbreaking ASIC design frameworks and flows.
  • High-level programming skills including experience with Python, PERL, Make, and shell scripting.
  • Experience with AI frameworks including knowledge of agentic flow development.
  • First-hand experience with RTL, functional verification, formal verification, or physical design (preferred).
  • Excellent verbal and written communication skills.

Related searches

More Senior ASIC Methodology Engineer jobs Remote Senior ASIC Methodology Engineer jobs All jobs at Nvidia

More like this

Similar roles

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA +5 35 days ago $168,000–$264,500
SystemVerilog UVM ASIC Verification Python C/C++ Perl VCS Verdi DFT UPF Machine Learning SoC Functional Coverage Assertion-based Verification GDS
8+ yrs exp Hybrid
Save

Senior VLSI Methodology Engineer

Nvidia

Santa Clara, CA 20 days ago $136,000–$218,500
Python C++ Perl EDA Tools Innovus Fusion Compiler Crosscheck Virtuoso VLSI Physical Design Library Modeling Data Pipelines AI ML LLM Dashboards Synthesis Place and Route Timing Closure Power Analysis
4+ yrs exp
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 92 days ago
ASIC Design Verilog System-Verilog RTL Design VLSI Digital Systems Design Computer Architecture Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT Mixed Signal Design Post-Si Bringup Agentic AI flows
3+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 43 days ago
ASIC Design RTL Design Verilog System Verilog Python C/C++ Perl Logic Synthesis Timing Analysis VCS Debussy GDB Formal Verification Assertion-Based Verification Computer Architecture VLSI Simulation Functional Coverage
5+ yrs exp Hybrid
Save

Senior Post Silicon Validation Engineer, LPU

Nvidia

Santa Clara, CA 106 days ago
Post Silicon Validation SoC ASIC Python System Level Tests (SLT) SerDes LSIO Firmware Signal Integrity PCB Design High Speed Scopes Spectrum Analyzers BERT HTOL Burn in Data Handling
10+ yrs exp
Save

ASIC Methodology Engineer

Qualcomm

San Diego, CA +1 40 days ago $159,600–$239,400
Python Static Timing Analysis (STA) PrimeTime Tempus ASIC VLSI RTL-GDSII Git Perforce GenAI LLMs Software Architecture EDA Tools
4+ yrs exp
Save