RTL Design & Integration Engineer

Amd

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$166,400–$249,600 / yr
Posted
20 days ago
Freshness
Confirmed live 2 days ago
Closes
Aug 21, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $184k
This role $208k
$134k most similar roles pay here $262k

This role pays more than 68% of similar roles. Most pay $153,000–$214,925 — the shaded band above. At the midpoint, this role pays about $208k versus about $184k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · RTL Design & Integration Engineer

Role Posting Log in to save

As an RTL Design & Integration Engineer on the FPGA Product development team, you will execute technical tasks for Adaptive & Embedded Computing Group device programs from conception through productization. You will build early-stage RTL designs based on architecture intent and develop AI-driven infrastructure to accelerate IP integration and improve development timelines. Your daily work involves collaborating with architects and hardware engineers to meet product requirements while supporting functional simulation and software quality checks. The role requires expertise in Verilog, SystemVerilog, and VLSI design flows including floorplanning, synthesis, P&R, and STA. You will utilize EDA tools such as Synopsys Design Compiler, Primetime, VCS, and Cadence Virtuoso, alongside scripting languages like Perl, Tcl, Python, and Shell. This position focuses on solving complex silicon implementation challenges for next-generation products across various technology nodes.

Skills

Verilog SystemVerilog RTL Design VLSI FPGA Python Tcl Perl Shell Synopsys Design Compiler Primetime VCS Cadence Virtuoso UVM OVM STA Synthesis P&R GDSII Simulation

What you'll do

  • Execute technical development of FPGA device programs from conception through productization.
  • Develop early-stage RTL designs based on product and architecture requirements.
  • Build and enhance AI-driven infrastructure to accelerate IP integration and development timelines.
  • Apply data-driven methodologies to align engineering teams across different technology nodes.
  • Perform functional simulations and software quality checks to ensure robust verification coverage.
  • Optimize silicon implementation for power, performance, area (PPA), cost, and schedule.
  • Utilize advanced EDA tools and scripting languages to automate design processes.

What we're looking for

  • Bachelor's or Master's degree in Computer Engineering or Electrical Engineering.
  • Expertise in RTL design using Verilog and SystemVerilog (preferred).
  • Understanding of VLSI design flow from RTL through Physical Design and GDSII (preferred).
  • Familiarity with physical implementation processes including floorplanning, synthesis, P&R, and STA (preferred).
  • Experience with EDA tools such as Synopsys Design Compiler, Primetime, VCS, or Cadence Virtuoso (preferred).
  • Knowledge of UVM/OVM verification, simulation environments, and debugging (preferred).
  • Understanding of FPGA architecture and usage models (preferred).
  • Proficiency in scripting languages including Perl, Tcl, Python, and Shell for design automation (preferred).

Related searches

More RTL Design & Integration Engineer jobs RTL Design & Integration Engineer jobs in San Jose All jobs at Amd

More like this

Similar roles

RTL Tools & Methodology Engineer

Amd

San Jose, CA 135 days ago $141,760–$212,640
RTL SystemVerilog Verilog VHDL Lint CDC Formal Equivalence Low-power Verification Python Perl TCL FPGA Static Verification Logic Design
Hybrid
Save

Senior Staff ASIC Design Engineer

Amd

San Jose, CA 7 days ago $200,000–$300,000
Verilog System Verilog DFT ATPG RTL Design UVM OVM Python Tcl Perl Shell Synopsys DC Compiler PrimeTime Cadence Virtuoso VCS Static Timing Analysis FPGA HBM PCIe SerDes
Hybrid
Save

Integration RTL Design Engineer

Amd

San Jose, CA 169 days ago $166,400–$249,600
Verilog RTL Design ASIC SoC STA SDC PrimeTime Tempus AMBA AXI AHB APB PCIe CXL Python Perl Tcl DFT Low-Power Design
Hybrid
Save

Senior RTL Design Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 113 days ago $175,000–$280,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB HDL Simulators EDA Tools Timing Closure Synthesis Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp
Save

Senior RTL Design Engineer

SpaceX

Irvine, CA 113 days ago $165,000–$260,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators EDA Tools Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp
Save