CPU Systems RTL Engineer

Qualcomm

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
Santa Clara, CAAustin, TXSan Diego, CARaleigh, NC
Salary
$175,600–$263,400 / yr
Posted
40 days ago
Freshness
Confirmed live today
Closes
Mar 16, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $204k
This role $220k
$142k $276k
below market most similar roles pay here above market

This role pays more than 65% of similar roles. Most pay $177,050–$231,625 — the blue band above. At the midpoint, this role pays about $220k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Systems RTL Engineer

JOB TITLE: CPU Systems RTL Engineer The CPU Systems RTL Engineer joins the CPU Engineering team to develop RTL for high performance, low power devices. In this role, you will collaborate with chip architects to conceive micro-architectures, perform performance exploration, and develop detailed specifications. Your daily responsibilities include owning RTL design, refining designs to meet power, performance, area, and timing goals, and providing functional and performance verification support. You will also work with multi-functional teams to implement physical designs and enable CPU systems features. Required skills include proficiency in Verilog and VHDL, experience with simulators and waveform debugging tools, and knowledge of logic design principles. You must possess expertise in microprocessor architecture, specifically regarding timers, interrupt controllers, power management, and debug/trace architectures for complex hardware systems.

What you'll do

  • Explore high-performance strategies in coordination with the CPU modeling team.
  • Develop microarchitecture specifications from early high-level exploration through detailed research.
  • Develop, assess, and refine RTL designs to meet power, performance, area, and timing goals.
  • Support the design verification team in executing the functional verification strategy.
  • Verify that the RTL design meets specific performance goals.
  • Implement and validate physical design aspects including timing, area, reliability, testability, and power.
  • Enable CPU system features by working with Software, Firmware, and platform teams.

What we're looking for

  • MS degree in Computer or Electrical Engineering with 5+ years of CPU RTL or similar experience.
  • Thorough knowledge of microprocessor architecture including timers, interrupt controllers, power management, and debug/trace architectures.
  • Knowledge of Verilog and/or VHDL.
  • Experience with simulators and waveform debugging tools.
  • Knowledge of logic design principles along with timing and power implications.
  • Understanding of low power microarchitecture techniques (preferred).
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture (preferred).
  • Experience using a scripting language such as Perl or Python (preferred).

More like this

Similar roles

RISCV CPU System RTL Engineer

Qualcomm

Santa Clara, CA +3 40 days ago $147,900–$221,900
RISCV Verilog VHDL RTL Design Microarchitecture Logic Design Python Perl Power Management Waveform Debugging Simulators Hardware Engineering ISA Scan-dump Memory Dump
2+ yrs exp

CPU RTL Methodology Engineer

Qualcomm

Santa Clara, CA +1 34 days ago $209,300–$313,900
RTL Design Verilog SystemVerilog Python TCL Perl Bash GIT CI/CD CAD Tools CPU Microarchitecture Hardware Design Automation Frameworks Build Systems
6+ yrs exp

CPU RTL Power Engineer

Qualcomm

Austin, TX +1 40 days ago $155,400–$233,200
RTL Power Modeling PowerArtist PTPX Verilog VHDL Python Perl Low Power Design Clock Gating Logic Design Power Estimation Hardware Engineering
4+ yrs exp

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulators Waveform Debugging CPU Architecture Performance Verification

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Verdi Simulators Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution Cache and Memory Subsystems
10+ yrs exp

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Verdi Simulators Waveform Debugging Instruction Fetch and Decode Branch Prediction Register Renaming Out-of-Order Execution Cache and Memory Subsystems
10+ yrs exp