CPU RTL Methodology Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CAAustin, TX
Salary
$209,300–$313,900 / yr
Posted
34 days ago
Freshness
Confirmed live yesterday
Closes
Mar 22, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $210k
This role $262k
$134k $333k
below market most similar roles pay here above market

This role pays more than 95% of similar roles. Most pay $177,300–$241,750 — the blue band above. At the midpoint, this role pays about $262k versus about $210k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU RTL Methodology Engineer

Role Posting Log in to save

The CPU RTL Methodology Engineer joins the CPU Engineering team to bridge the gap between RTL design and CAD automation. In this role, you will define methodologies to build scalable CPU designs, support RTL development, and triage issues across various design teams. You will maintain RTL databases and repositories using GIT while developing automation scripts and tools to improve verification and regression systems. Key responsibilities include interfacing with CAD teams to align tooling with design infrastructure and contributing to continuous integration and build systems for RTL environments. The position requires proficiency in Verilog, SystemVerilog, and Python, with additional familiarity in TCL, Perl, and Bash. You will solve complex hardware design problems by streamlining workflows and documenting best practices for internal teams within the CPU microarchitecture domain.

Skills

RTL Design Verilog SystemVerilog Python TCL Perl Bash GIT CI/CD CAD Tools CPU Microarchitecture Hardware Design Automation Frameworks Build Systems

What you'll do

  • Define and develop methodologies to build scalable and efficient CPU designs.
  • Support RTL development and debug workflows across various CPU design teams.
  • Maintain and enhance RTL databases and repositories using GIT and other version control systems.
  • Triage RTL issues and work with design teams to resolve them efficiently.
  • Develop and maintain Python automation scripts to improve RTL workflows and verification systems.
  • Interface with CAD teams to align RTL tooling with broader design infrastructure.
  • Contribute to continuous integration and build systems for RTL environments.
  • Document workflows, tools, and best practices for internal teams.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of relevant engineering experience.
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 5+ years of relevant engineering experience.
  • PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of relevant engineering experience.
  • Strong experience in RTL design using Verilog/SystemVerilog and a deep understanding of CPU microarchitecture.
  • Solid knowledge of RTL databases and version control systems like GIT.
  • Advanced scripting skills in Python; familiarity with TCL, Perl, or Bash is a plus (preferred).
  • Experience with CAD tools, automation frameworks, and CI/CD pipelines in a hardware design environment.
  • Proven ability to triage RTL issues and support design/debug workflows.

Related searches

More CPU RTL Methodology Engineer jobs CPU RTL Methodology Engineer jobs in Santa Clara All jobs at Qualcomm

More like this

Similar roles

CPU Systems RTL Engineer

Qualcomm

Santa Clara, CA +3 40 days ago $175,600–$263,400
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Simulators Waveform Debugging Power Management Functional Verification Hardware Engineering
4+ yrs exp
Save

RISCV CPU System RTL Engineer

Qualcomm

Santa Clara, CA +3 40 days ago $147,900–$221,900
RISCV Verilog VHDL RTL Design Microarchitecture Logic Design Python Perl Power Management Waveform Debugging Simulators Hardware Engineering ISA Scan-dump Memory Dump
2+ yrs exp
Save

CPU RTL Power Engineer

Qualcomm

Austin, TX +1 40 days ago $155,400–$233,200
RTL Power Modeling PowerArtist PTPX Verilog VHDL Python Perl Low Power Design Clock Gating Logic Design Power Estimation Hardware Engineering
4+ yrs exp
Save

CPU RTL Design Engineer

Amd

Austin, TX 21 days ago $121,680–$182,520
Verilog SystemVerilog RTL Design CPU Architecture ASIC SoC Logic Design Synthesis Static Timing Analysis Place-and-Route Python Tcl DFT Post-Silicon Debug Power Management Timing Closure
Save

CPU Core RTL Design Engineer

Amd

Austin, TX 110 days ago $178,400–$267,600
Verilog SystemVerilog RTL Design CPU Architecture ASIC Logic Design Synthesis Timing Closure Place-and-Route Python Tcl DFT Power Management Post-Silicon Debug SoC Microarchitecture
Save

CPU Core RTL Design Engineer

Amd

Austin, TX 6 days ago $144,800–$217,200
Verilog SystemVerilog RTL Design CPU Architecture ASIC Logic Design Synthesis Timing Closure Place-and-Route Python Tcl DFT Post-Silicon Debug Power Management Cache Hierarchy TLB Branch Prediction
Save