Processor Design Verification Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$127,200–$190,800 / yr
Posted
88 days ago
Freshness
Confirmed live yesterday
Closes
Dec 13, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $190k
This role $159k
$116k most similar roles pay here $236k

This role pays less than 78% of similar roles. Most pay $166,800–$214,000 — the shaded band above. At the midpoint, this role pays about $159k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 621 open roles on FindRole.

Listed pay typically runs $147,900–$222,500 across 601 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Processor Design Verification Engineer

The Processor Design Verification Engineer joins the DSP Architecture and Design team to verify the function, performance, and power characteristics of new high-performance, low-power Hexagon DSP/NPU processor cores and associated subsystems. This role involves owning unit and subsystem verification environments through all stages of the process while collaborating with digital architects and designers to develop plans and execute strategies. The engineer will also work with customers to verify the integration of core IP into larger components of a System on Chip. Key technical requirements include expertise in SystemVerilog Testbench verification environments, Object-Oriented programming, and experience with modern verification techniques. Preferred skills include knowledge of cache, memory coherency, interconnect, bus protocols, and processor integration. The work focuses on the Hexagon architecture to solve performance and power challenges for mobile, server, IoT, and automotive applications.

What you'll do

  • Verify the function, performance, and power characteristics of Hexagon DSP/NPU processor cores.
  • Own unit and subsystem verification environments through all stages of the verification process.
  • Develop verification plans in collaboration with digital architects and designers.
  • Implement and execute comprehensive verification strategies for high-performance, low-power designs.
  • Build and maintain SystemVerilog testbench verification environments.
  • Assist customers in verifying the integration of processor cores into larger SoC components.
  • Address a full spectrum of verification issues within modern design processes.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field.
  • Master's degree in Electrical Engineering, Computer Science, Computer Engineering, or a related field.
  • PhD in Electrical Engineering, Computer Science, Computer Engineering, or a related field.
  • 2+ years of experience in digital design verification using modern environments and techniques.
  • 2+ years of experience with high-performance microprocessor design.
  • 2+ years of experience in processor verification.
  • Detailed understanding of SystemVerilog Testbench verification environments.
  • Strong programming background, specifically in Object-Oriented programming.

More like this

Similar roles

Design Verification Engineer, Silicon Engineering

SpaceX

Austin, TX 60 days ago
ASIC SystemVerilog UVM Python MATLAB RTL Pre-silicon Verification Post-silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Scripting
1+ yrs exp

Design Verification Engineer, Silicon Engineering

SpaceX

Redmond, WA 60 days ago $125,000$145,000
ASIC SystemVerilog UVM Python MATLAB RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Chip Bring-up
1+ yrs exp

Design Verification Engineer, Silicon Engineering

SpaceX

Irvine, CA 60 days ago $125,000$145,000
ASIC SystemVerilog UVM Python MATLAB RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Chip Bring-up
1+ yrs exp

Design Verification Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 60 days ago $135,000$155,000
ASIC SystemVerilog UVM Python MATLAB RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Chip Bring-up
1+ yrs exp

ASIC Design Verification Engineer

Cisco

Remote (San Jose, CA) 54 days ago $165,000$241,400
System Verilog UVM ASIC Design C C++ Python Perl Linux Formal Verification Networking Post-silicon Lab Bring-up
7+ yrs exp Remote

ASIC Design Verification Engineer

Cisco

San Jose, CA 4 days ago $167,700$245,200
System Verilog UVM ASIC Verification Python Perl C C++ Emulation Formal Verification SoC Architecture Silicon Bring-up Post-Silicon Debug
7+ yrs exp