Principal Engineer, FPGA

Baker Hughes

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Skaneateles, NY
Salary
$136,000–$252,540 / yr
Posted
142 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $203k
This role $194k
$121k most similar roles pay here $280k

This role pays less than 59% of similar roles. Most pay $174,600–$231,000 — the shaded band above. At the midpoint, this role pays about $194k versus about $203k for comparable roles.

Based on 240 similar postings.

Employer

About Baker Hughes

Baker Hughes Company is a leading global energy technology company, co-headquartered in Houston, Texas, and London, UK, providing integrated oilfield services, equipment, and industrial technology to clients in over 120 countries.

Baker Hughes currently has 11 open roles on FindRole.

Listed pay typically runs $85,750–$159,235 across 6 roles with salary data.

Most-posted roles

View all roles at Baker Hughes

At a glance

TL;DR · Principal Engineer, FPGA

Principal Engineer - FPGA As a Principal Engineer - FPGA, you will serve as the technical owner of the FPGA architecture and image data pipeline within the Waygate team. This hands-on role involves designing, implementing, and optimizing FPGA logic for image acquisition, processing, and data movement across sensors, memory, and display subsystems. You will manage HW/SW partitioning, develop Linux kernel drivers in a Xilinx Petalinux environment, and oversee system bring-up and performance tuning. The role requires expertise in Verilog, VHDL, or SystemVerilog to ensure timing closure and resource efficiency for high-bandwidth data paths. You will collaborate with multi-disciplinary teams to solve complex problems involving image sensor integration and signal processing. The work focuses on the development of remote visual inspection equipment, specifically industrial borescope technology used to detect defects in components like jet engine combustion chambers.

What does a Engineer earn?

Median $185000 from 249 postings across 48 companies.

See salary data

What you'll do

  • Own the FPGA architecture for image acquisition, processing, and data movement across sensors, memory, and display systems.
  • Design and optimize FPGA logic focusing on timing closure, resource efficiency, and scalability.
  • Develop and integrate FPGA IP for high-speed video interfaces, DMA, and control paths.
  • Maintain Linux kernel drivers and low-level software within a Xilinx Petalinux environment.
  • Define hardware/software partitioning and system interfaces between the FPGA, CPU, and GPU/DSP components.
  • Perform system bring-up, debugging, and performance tuning across bootloader, kernel, and user space layers.
  • Document all FPGA design, build, validation, and deployment processes.

What we're looking for

  • Hold a B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related engineering degree from an accredited institution.
  • Possess strong experience in FPGA development using Verilog, VHDL, or SystemVerilog.
  • Demonstrate the ability to achieve timing closure and resource optimization on complex designs.
  • Have experience developing Linux kernel drivers or low-level embedded software for FPGA-based systems.
  • Be familiar with Xilinx toolchains, including Petalinux and associated build flows.
  • Experience with image sensors, video pipelines, or high-bandwidth data paths is required.
  • Possess hands-on system bring-up and debugging experience on custom hardware.
  • Must have current work authorization in the country of employment.

More like this

Similar roles

Senior Principal ASIC FPGA Engineer

General Dynamics

Boise, ID 50 days ago $191,146$212,053
ASIC FPGA RTL Microarchitecture Synthesis Static Timing Analysis Clock Domain Crossing DFT GDSII FinFET EDA Tools JIRA Power Analysis Tape-out Verification
10+ yrs exp Hybrid

Senior FPGA Prototyping Platform Engineer

Nvidia

Santa Clara, CA 101 days ago $168,000$264,500
FPGA Synthesis Place and Route Timing Closure Synopsys Protocompiler Xilinx Vivado Oscilloscopes Protocol Analyzers ChipScope Identify HAPS SOC GPU
7+ yrs exp

Principal FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA +1 102 days ago $175,000$225,000
FPGA RTL Design Xilinx Vivado Digital Signal Processing Python Perl MATLAB Logic Analyzers Timing Closure Simulation test bench development Wireless Communication Systems
10+ yrs exp Hybrid

FPGA Prototyping Engineer

Snap Inc.

Paris, France 91 days ago
FPGA RTL HAPS ZeBu SoC Hardware Emulation Pre-silicon Validation Static Timing Analysis ARM Cortex LPDDR PCIe JTAG UART SPI I2C CI/CD GitLab TeamCity RTOS
5+ yrs exp

Senior FPGA Engineer

Anduril Industries

Costa Mesa, CA 38 days ago $146,000$194,000
FPGA VHDL Verilog Altium Designer Embedded Systems RTOS Ethernet CAN I2C SPI PCIe USB Signal Integrity Power Integrity DSP Computer Networking DO-254 DO-178C MIL-STD-810
7+ yrs exp