Power Management Systems Design and Verification Engineer

Qualcomm

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$99,500–$149,300 / yr
Posted
32 days ago
Freshness
Confirmed live today
Closes
Mar 24, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $201k
This role $124k
$84k $248k
below market most similar roles pay here above market

This role pays less than 97% of similar roles. Most pay $169,625–$231,825 — the blue band above. At the midpoint, this role pays about $124k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Power Management Systems Design and Verification Engineer

The Power Management Systems Design and Verification Engineer joins the PMIC Systems team to research, specify, design, develop, integrate, and verify power management hardware and software solutions at the chipset and feature levels. Working under supervision, the engineer assists in test platform development, test planning, and post-silicon verification while triaging system-level problems to determine root causes. Key responsibilities include developing and reviewing PCB schematics and design layouts for specific chipset subsystems. The role requires expertise in power electronics, including SMPS, LDO, Buck Converters, and Boost Converters, alongside knowledge of battery chemistry and wireless charging. Candidates must utilize tools such as MATLAB, Excel, and Mentor Graphics, while applying skills in Python scripting, firmware coding, thermal analysis, and power distribution networks to meet chipset requirements.

What you'll do

  • Research, design, and develop power management hardware and software solutions at the chipset and feature levels.
  • Specify power management products, functions, and supporting software to meet chipset requirements.
  • Assist in test platform hardware and software development, test planning, and post-silicon verification.
  • Triage system-level problems to determine the root cause of issues.
  • Develop and review PCB schematics and design layouts for specific chipset sub-systems.
  • Use design and simulation tools like MATLAB and Mentor Graphics to execute system designs.
  • Document component details, data, and functionality for PMIC systems.

What we're looking for

  • Bachelor's degree in Electrical Engineering or related field and 1+ year of engineering work experience.
  • Master's degree in Electrical Engineering or related field.
  • 2+ years of experience in SMPS, LDO, Buck/Boost Converters, or clock system generation (preferred).
  • 2+ years of experience in battery charging, wireless charging, fuel gauging, or haptics (preferred).
  • 2+ years of experience in mobile phone hardware, PWB design, or chipset infrastructure (preferred).
  • Expertise in power electronics, thermal analysis, power distribution networks, and firmware coding.
  • Proficiency in Python or similar scripting languages.
  • Experience with design and simulation tools such as MATLAB, Excel, and Mentor Graphics.

More like this

Similar roles

Senior Hardware Engineer, Power Delivery

Qualcomm

Raleigh, NC 33 days ago $106,000–$159,000
Power Electronics Python MATLAB SIMPLIS Mentor Graphics PCB Layout Power Integrity DDR PCIe USB Firmware PMIC Oscilloscope T32 Debugger LDO Thermal Analysis

PMIC Reference HW Design Engineer

Qualcomm

San Diego, CA 26 days ago $141,300–$211,900
PCB Design SMPS LDO Power Integrity Signal Integrity SPICE MATLAB Verilog VHDL Python C Mentor PADs Logic DxDesigner Expedition powerSI SIWave Ansys Oscilloscope Spectrum Analyzer Logic Analyzer Impedance Analyzer IC Design Tools
5+ yrs exp

Power Management Systems Engineer

Amd

Austin, TX 68 days ago $117,200–$175,800
Windows Modern Standby (S0ix) Power Management SOC Firmware BIOS System Architecture Debug Silicon Design CPU APU Technical Test Plan Development

CPU Processor Power Management Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Random Constraint Verification
3+ yrs exp

CPU Processor Power Management Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions
3+ yrs exp

CPU Processor Power Management Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700
System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions