Post-Silicon/Pre-Silicon Validation Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$136,000–$204,000 / yr
Posted
4 days ago
Freshness
Confirmed live yesterday
Closes
Sep 16, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $170k
$125k most similar roles pay here $236k

This role pays less than 72% of similar roles. Most pay $168,500–$216,250 — the shaded band above. At the midpoint, this role pays about $170k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 391 open roles on FindRole.

Listed pay typically runs $164,080–$246,120 across 391 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Post-Silicon/Pre-Silicon Validation Engineer

Role Posting Log in to save

As a Post-Silicon/Pre-Silicon Validation Engineer, you will join the team responsible for the enablement, validation, and debugging of USB3, USB4, HSIO(UFS), and LSIO features across AMD Client and Gaming platforms. You will work with cross-functional teams to define requirements, resolve technical challenges, and support product delivery throughout the development lifecycle. Your daily tasks involve enabling Power Delivery and Retimer features while utilizing protocol analyzers, oscilloscopes, and software tools to investigate hardware and software issues. You will develop validation methodologies for pre-silicon FPGA environments and post-silicon systems. The role requires expertise in high-speed protocol traces, C/C++ firmware, and scripting languages like Python, Perl, or Ruby. You will also leverage Xilinx FPGA development, ACPI, GPIO, and clock management technologies to solve complex problems within the x86-based system architecture domain.

Skills

USB4 USB3 HSIO LSIO Power Delivery Retimer SPI eSPI SSPI SFHIO I2C I3C UART FPGA Xilinx Python Perl Ruby Shell C C++ Firmware UEFI Linux Unix Windows ACPI GPIO

What you'll do

  • Enable USB4, USB3, Power Delivery, and Retimer features on AMD Client and Gaming platforms.
  • Enable HSIO(UFS) and LSIO technologies including SPI, I2C, I3C, and UART interfaces.
  • Use protocol analyzers, oscilloscopes, and software tools to investigate and resolve hardware and software issues.
  • Define system-level requirements for boards, software, retimers, and power delivery based on USB specifications.
  • Develop feature requirements and validation methodologies for both pre-silicon (FPGA) and post-silicon environments.
  • Identify root causes and drive resolutions for USB-related failures with internal teams and external vendors.
  • Support the design, development, testing, and implementation of technical solutions across cross-functional teams.

What we're looking for

  • Bachelor's or master's degree in electrical engineering, computer engineering, computer science, or a related technical field (or equivalent practical experience).
  • Experience with system enablement and debug activities within industry, research, academic, or related technical environments (preferred).
  • Experience capturing and analyzing high-speed protocol traces for USB4, USB3, DisplayPort, and associated technologies (preferred).
  • Experience with scripting or automation using languages such as Perl, Ruby, Shell, Python, or similar technologies (preferred).
  • Experience leveraging AI-assisted tools, intelligent automation, or agent-based workflows to support debugging and engineering productivity (preferred).
  • Experience with Xilinx FPGA development and debugging (preferred).
  • Understanding of computer architecture, x86-based system architecture, ACPI, GPIO, and clock management technologies (preferred).
  • Experience reviewing, debugging, and modifying C/C++ firmware or embedded software (preferred).

Related searches

More Post jobs Post jobs in Santa Clara All jobs at Amd

More like this

Similar roles

Principal System Debug Engineer

Amd

Austin, TX +1 11 days ago $176,560–$264,840
x86 PCIe CXL DDR4 DDR5 Ethernet USB I2C SPI I3C eSPI BIOS UEFI BMC IPMI Windows Kernel KVM VMware Hyper-V Python C C++ JTAG GDB WinDbg Signal Integrity Power Integrity
Hybrid
Save

Lead Post-Silicon Validation Engineer

Nvidia

Santa Clara, CA 60 days ago $200,000–$322,000
Post-Silicon Validation GPU DRAM HBM GDDR LPDDR Firmware C C++ SoC Characterization Productization
10+ yrs exp
Save

Pre-Silicon Validation Engineer

Qualcomm

San Diego, CA 4 days ago $101,400–$152,200
SystemVerilog C/C++ Python ASIC Emulation FPGA Prototyping Cadence Palladium Siemens Veloce Synopsys ZeBu RTL Verification Linux Shell Scripting SoC Architecture PCIe CXL DDR Ethernet AI-Assisted Engineering Tools
Save

Silicon Validation Engineer

Nvidia

Santa Clara, CA 11 days ago $116,000–$189,750
ASIC Validation Silicon Bring-up System-level Debug PCIe STA Signal Integrity Firmware AI/ML LLM Telemetry HPC Observability
2+ yrs exp Hybrid
Save

Senior Silicon Validation Engineer

Nvidia

Remote (Santa Clara, CA) +1 150 days ago $168,000–$264,500
Silicon Validation post silicon bringup ASIC GPU Logic Analyzers Oscilloscopes Hardware Software High Performance Computing Deep Learning Characterization ATE Micro-architecture Verification
10+ yrs exp Remote
Save

Senior Hardware Post-Silicon Validation Engineer

Cisco

San Jose, CA 55 days ago $167,700–$245,200
ASIC Ethernet PCIe SerDes Python Oscilloscopes Logic Analyzers BERT Signal Integrity Power Integrity SGMII DDR5 USB 3.x I2C UART SPI MDIO eMMC
6+ yrs exp Hybrid
Save