Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

7 of up to 20 (filtered)

High Speed IO (HSIO) Validation Engineer

Amd

Santa Clara, CA 5 days ago $164,000–$246,000
Actively hiring Confirmed live today Posted this week High trust Competitive pay
PCIe Ethernet UALink CXL xGMI Python C/C++ Signal Integrity Power Integrity Oscilloscopes BERT Protocol Analyzers Silicon Validation Test Automation Compliance Testing Link Training Data Analysis
5+ yrs exp Hybrid

Staff HSIO Digital & Mixed Signal Design Engineer

Samsung Semiconductor

San Jose, CA 14 days ago $163,000–$253,000
Actively hiring Confirmed live today High trust Competitive pay
HSIO UCIe BOW PCIe AXI CHI CXS.B CXL UA-Link DFT Ethernet PMA Signal Integrity Power Integrity Digital Design Flow Mixed-Signal Design
10+ yrs exp

Senior Bench Test Engineer, HSIO

Qualcomm

San Diego, CA 26 days ago $117,800–$176,600
Actively hiring Confirmed live today High trust Below market
High Speed SERDES Silicon Validation Python C# Signal Integrity Power Integrity PCIe USB4 UFS MIPI DRAM VLSI ASIC Oscilloscope J-BERT Mixed-Signal Test Automation Schematic Review
2+ yrs exp

HSIO Validation Lead, Silicon Co-Design

Nvidia

Santa Clara, CA 34 days ago $168,000–$264,500
Actively hiring Confirmed live today High trust Competitive pay
PCIe NVLink CXL SERDES Signal Integrity Firmware Drivers Ethernet USB Oscilloscopes BERT Protocol Analyzers Logic Analyzers ATE AI Agents
8+ yrs exp Hybrid

Senior HSIO Bench Test Engineer

Qualcomm

San Diego, CA 40 days ago $117,800–$176,600
Actively hiring Confirmed live today High trust Below market
SERDES PCIe USB4 UFS DP MIPI Signal Integrity Power Integrity Python C# Oscilloscopes J-BERT VLSI CMOS ASIC Test Automation Schematic Review Layout
5+ yrs exp

Senior ASIC Verification Engineer

Nvidia

Westford, MA +1 70 days ago $136,000–$218,500
Actively hiring Confirmed live today Low trust Competitive pay
SystemVerilog UVM ASIC Design Ethernet NVLink USB SATA CXL Python Perl Assertion-Based Verification Functional Coverage coverage driven verification High Speed I/O
5+ yrs exp

Senior HSIO Digital Design Engineer

Samsung Semiconductor

San Jose, CA 88 days ago $138,000–$206,000
Actively hiring Confirmed live today High trust Below market
Digital Design SoC AXI CHI CXS.B CXL PCIe UA-Link Signal Integrity (SI) Power Integrity (PI) Mixed-Signal Design Algorithm Design Silicon Design Platform Integration Performance Optimization
5+ yrs exp