Quick summary
- Work type
- On-site
- Location
- —
- Salary
- $175,000–$308,500 / yr
- Posted
- 15 days ago
- Freshness
- Confirmed live yesterday
Market check
Salary context
Above market
How this pay compares to similar roles
Similar $209k
This role $242k
$132k
most similar roles pay here
$327k
This role pays more than 79% of similar roles. Most pay $175,900–$241,750 — the shaded band above. At the midpoint, this role pays about $242k versus about $209k for comparable roles.
Based on 240 similar postings.
Employer
About Apple Inc
Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software
Apple Inc currently has 3513 open roles on FindRole.
Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.
Most-posted roles
- Software Engineer 287
- Machine Learning Engineer 126
- Engineering Program Manager 64
- Design Verification Engineer 49
- SoC Physical Design Engineer 43
At a glance
TL;DR · PLL Design Engineer
As a PLL Design Engineer within the Analog-Mixed/Signal group, you will develop cutting-edge frequency synthesizers for diverse applications including Compute, SoC, SerDes, and Cellular technologies. You will be responsible for designing and developing high-quality hard IPs to address the escalating complexity of SOC/PHY designs while meeting tight production schedules. Your daily work involves circuit design for PLL/FLL architectures, including DCO/VCO design in both RO and LC configurations, along with implementing Fractional-N, SSC, and spur and jitter cancellation techniques. You will utilize System Verilog for modeling and behavioral simulations to evaluate architectural performance and loop dynamics. Required expertise includes knowledge of band gaps, bias circuits, op-amps, LDOs, and feedback compensation. You must possess a deep understanding of phase noise, jitter analysis, and budgeting while utilizing industry-standard design tools and scripting skills.
Related searches
More like this
Similar roles
Senior Engineer, PLL Design
Samsung Semiconductor
San Jose, CA
11 days ago
$138,000–$206,000
PLL
Matlab
Simulink
Spectre
SpectreRF
AMS
Verilog
SystemVerilog
CMOS
SerDes
RF
Mixed-Signal
Monte Carlo Analysis
RTL Design
Spectrum Analysis
Phase Noise Measurement
Jitter Analysis
5+ yrs exp
PLL Design Integration Staff Engineer
Amd
San Jose, CA
66 days ago
$166,400–$249,600
PLL
FPGA
IC Design
Analog/Mixed-Signal
VCO
LDO
Phase Interpolators
SystemVerilog
Vivado
Clock Synthesis
Digital Verification
Post-Silicon Validation
Floor Planning
Hybrid
Timing Design Engineer
Apple Inc
San Diego, CA
164 days ago
$122,700–$214,300
STA
Primetime
SDC
Tcl
Perl
ASIC Design
Timing Closure
Synthesis
DFT
RTL
Signal Integrity
Physical Design
SoC Design
Timing Design Engineer
Apple Inc
Waltham, MA
164 days ago
$116,400–$203,000
STA
Primetime
SDC
Tcl
Perl
ASIC Design
Synthesis
DFT
Timing Closure
RTL
Signal Integrity
Physical Design
SoC Design