Manager, ASIC Chip - GPU

Nvidia

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$196,000–$310,500 / yr
Posted
36 days ago
Freshness
Confirmed live 2 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $206k
This role $253k
$144k most similar roles pay here $328k

This role pays more than 85% of similar roles. Most pay $177,250–$235,750 — the shaded band above. At the midpoint, this role pays about $253k versus about $206k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Manager, ASIC Chip - GPU

Role Posting Log in to save

As a Manager, ASIC Chip - GPU, you will join the GPU ASIC team to drive innovation for future GPU processors used in AI datacenter products. You will coordinate all aspects of GPU ASIC development from the initial concept phase through mass-production. Your daily responsibilities include architectural definition, silicon process and package selection, performance modeling, power budgeting, RTL development, and test implementation. You will manage project achievements and dependencies while coordinating activities across IP development, software, emulation, integration, physical development, and VLSI teams. To succeed, you must possess expertise in SoC architectures including CPU, GPU, and memory sub-systems, as well as silicon process technology, yield analysis, and cost modeling. You will utilize front-end design flow, micro-architecture, unit partitioning, pipelining, and innovative design verification techniques to mitigate technical risks during the silicon bring-up phase.

Skills

GPU ASIC SoC RTL VLSI DFT Silicon Process Technology Micro-architecture Design Verification Power Budgeting Performance Modeling Packaging Test Engineering AI Datacenter Products

What you'll do

  • Coordinate all aspects of GPU ASIC development from the concept phase to mass production.
  • Manage architectural definition, silicon process selection, and package selection for GPU processors.
  • Oversee performance modeling, power budgeting, RTL development, and test implementation.
  • Track project achievements and dependencies across IP development, software, emulation, and VLSI teams.
  • Coordinate with packaging, system design, DFT, and test engineering teams to support silicon bring-up.
  • Identify and mitigate key technical risks to ensure flawless execution of projects.

What we're looking for

  • BSEE degree is required, with an MSEE or MSCE preferred.
  • Overall industry experience is required.
  • At least 5 years of leadership experience in GPU or key sub-systems is required.
  • In-depth knowledge of SoC architectures including CPU, GPU, and memory sub-systems is required.
  • Expertise in silicon process technology, yield analysis, and cost modeling is required.
  • Proficiency in front-end design flow, micro-architecture, unit partitioning, and pipelining is required.
  • Proficiency in innovative design verification techniques, tools, and methodologies is required.
  • Excellent written, verbal, and technical communication skills are required.

Related searches

More ASIC Chip - GPU Manager jobs ASIC Chip - GPU Manager jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 36 days ago $232,000–$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Low-power Design Data Analytics Automation ISO26262 Algorithm Development
10+ yrs exp
Save

Senior ASIC Design Engineer, GPU

Nvidia

Durham, NC +2 51 days ago $136,000–$218,500
ASIC Verilog SystemVerilog C++ VCS Verdi Synopsys Micro-architecture Verification Methodologies Memory Coherency Arbitration Policies
5+ yrs exp Hybrid
Save

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 42 days ago $196,000–$310,500
UVM System Verilog C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus post silicon verification GPU
10+ yrs exp
Save

Chip Lead, ASIC Director

Amd

San Jose, CA 106 days ago $248,800–$373,200
ASIC RTL Physical Design Timing Closure Post-silicon Validation FPGA Tapeout Verification Custom Design Design for Test Floorplan Architecture
Hybrid
Save

Manager, ASIC Design Engineering

SpaceX

Hawthorne, CA 133 days ago $190,000–$245,000
ASIC FPGA Verilog System Verilog RTL Synthesis Timing Closure AXI AHB Python TCL VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II
5+ yrs exp
Save