Manager, ASIC Chip - GPU

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$196,000–$310,500 / yr
Employment
Full-time
Posted
82 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $206k
This role $253k
$146k $328k
below market most similar roles pay here above market

This role pays more than 83% of similar roles. Most pay $177,250–$235,750 — the blue band above. At the midpoint, this role pays about $253k versus about $206k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Manager, ASIC Chip - GPU

The Manager, ASIC Chip - GPU will join the GPU ASIC team to drive innovation for future GPU processors used in AI datacenter products. This role involves coordinating all aspects of GPU ASIC development from the initial concept phase through to mass production. Key responsibilities include architectural definition, silicon process and package selection, performance modeling, power budgeting, RTL development, and test implementation. The manager must track project achievements while coordinating activities across IP development, software, emulation, integration, physical development, and VLSI teams. Required expertise includes SoC architectures for CPU, GPU, and memory sub-systems, silicon process technology, yield analysis, and cost modeling. Candidates must demonstrate proficiency in front-end design flow, micro-architecture, unit partitioning, pipelining, and innovative design verification techniques and methodologies.

What you'll do

  • Coordinate all aspects of GPU ASIC development from the concept phase to mass-production.
  • Engage in architectural definition, silicon process selection, performance modeling, and power budgeting.
  • Oversee RTL development and test implementation for GPU processors.
  • Track project achievements and dependencies across IP development, software, emulation, and VLSI teams.
  • Coordinate with packaging, system design, and DFT teams to support silicon bring-up.
  • Identify and mitigate key technical risks to ensure flawless project execution.

What we're looking for

  • BSEE or equivalent experience is required.
  • MSEE or MSCE is preferred.
  • Minimum of 10 overall years of industry experience is required.
  • Minimum of 5+ years of leadership in GPU or key sub-systems is required.
  • In-depth knowledge of SoC architectures, including CPU, GPU, and memory sub-systems is required.
  • Expertise in silicon process technology, yield analysis, and cost modeling is required.
  • Proficiency in front-end design flow, micro-architecture, unit partitioning, and pipelining is required.
  • Proficiency in innovative design verification techniques, tools, and methodologies is required.

More like this

Similar roles

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 82 days ago $232,000–$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Micro-architecture Low-power Design ISO26262 Data Analytics Automation Algorithm Development Verification
10+ yrs exp

Senior ASIC Design Engineer, GPU

Nvidia

Durham, NC +2 97 days ago $136,000–$218,500
Verilog SystemVerilog C++ MMU Micro-architecture VCS Verdi Synopsys Memory Coherency Arbitration Policies Verification Methodologies
5+ yrs exp Hybrid

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 88 days ago
System Verilog UVM C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus GPU post silicon verification
10+ yrs exp

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA +1 22 days ago $168,000–$264,500
ASIC Design RTL Verilog Micro-architecture VLSI Logic Synthesis Timing Analysis DFT Computer Architecture PCI-Express CXL Python Perl C/C++ CMOS Post-silicon Validation Floor-planning ECO Bus Protocols Interconnect Networks
8+ yrs exp

Manager, ASIC Design Engineering

SpaceX

Hawthorne, CA 179 days ago $190,000–$245,000
ASIC Design FPGA Verilog System Verilog RTL Synthesis Timing Closure Python TCL VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II AXI AHB DSP RFIC Embedded Processors
5+ yrs exp

Manager, Linux GPU System Software Engineering

Nvidia

Santa Clara, CA 7 days ago $224,000–$356,500
C C++ Linux Linux Kernel Device Drivers Vulkan OpenGL Embedded Systems System Software Performance Analysis Debugging HW-SW Interaction Software Engineering Management
8+ yrs exp