Senior ASIC Design Engineer, GPU

Nvidia

Confirmed live yesterday Trusted
Hybrid

Quick summary

Work type
Hybrid
Location
Durham, NCMadison, ALHillsboro, OR
Salary
$136,000–$218,500 / yr
Posted
51 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $200k
This role $177k
$124k most similar roles pay here $247k

This role pays less than 61% of similar roles. Most pay $177,250–$223,000 — the shaded band above. At the midpoint, this role pays about $177k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior ASIC Design Engineer, GPU

Role Posting Log in to save

As a Senior ASIC Design Engineer - GPU, you will join the MMU team to develop and implement a state-of-the-art memory management system for high-performance SoCs and GPUs. Your daily responsibilities include contributing to architecture decisions, mentoring other engineers, and collaborating with architects, designers, and software engineers across multiple sites. You will focus on the micro-architecture of an MMU using advanced verification methodologies to solve complex build requirements for products ranging from consumer graphics to autonomous vehicles. The role requires proficiency in Verilog, SystemVerilog, and C++, along with experience using tools like VCS and Verdi. You must possess expertise in crafting memory subsystem units featuring specific properties such as arbitration policies and memory coherency to ensure high-performance silicon for supercomputers and real-time computing platforms.

What does a ASIC Design Engineer earn?

Median $214000 from 51 postings across 9 companies.

See salary data

Skills

ASIC Verilog SystemVerilog C++ VCS Verdi Synopsys Micro-architecture Verification Methodologies Memory Coherency Arbitration Policies

What you'll do

  • Develop and design the micro-architecture of high-performance Memory Management Units (MMU) for GPUs.
  • Implement memory subsystem units featuring specific memory coherency and arbitration policies.
  • Contribute to critical architectural decisions for next-generation SoC and GPU products.
  • Utilize advanced verification methodologies to ensure silicon performance and reliability.
  • Mentor junior engineers and other team members on technical design and implementation.
  • Use Verilog, SystemVerilog, and C++ to develop and verify complex hardware designs.
  • Utilize industry-standard tools like VCS and Verdi for simulation and debugging.

What we're looking for

  • Bachelor's or Master's degree in Electrical Engineering, Computer Science, Computer Engineering, or equivalent experience.
  • 5+ years of relevant work or research experience.
  • Experience crafting memory subsystem units with properties such as memory coherency and arbitration policies.
  • Proficiency in Verilog and build/verification tools like VCS, Verdi, and Synopsys.
  • Solid understanding of Object-Oriented Programming with C++ and/or SystemVerilog.
  • Strong communication skills.

Related searches

More Senior ASIC Design Engineer jobs Senior ASIC Design Engineer jobs in Durham All jobs at Nvidia

More like this

Similar roles

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 42 days ago $196,000–$310,500
UVM System Verilog C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus post silicon verification GPU
10+ yrs exp
Save

Senior ASIC Design Engineer

Nvidia

Remote (Santa Clara, CA) 9 days ago $136,000–$218,500
ASIC Design RTL Design SoC Integration Logic Synthesis Timing Analysis Python Perl C++ UCIe Digital Design Verification Methodology Memory Controllers DMA Boot Controllers Fuse Controllers
5+ yrs exp Remote Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 32 days ago $168,000–$264,500
Verilog System-Verilog ASIC Design RTL Logic Synthesis Timing Analysis Computer Architecture GPU Memory Systems Interconnect Networks ECO AI Workflows Autonomous Agents
8+ yrs exp
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 28 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Computer Architecture C++ Python Perl Bus Protocols Interconnect Networks DMA Engines Digital Systems
8+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 46 days ago $136,000–$218,500
ASIC Design Verilog System-Verilog RTL VLSI Digital Design Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT mixed signal Post-Si Bringup Agentic AI
3+ yrs exp Hybrid
Save

Senior ASIC Hardware Design Engineer

Nvidia

Westford, MA 71 days ago $136,000–$218,500
Verilog SystemVerilog RTL ASIC Design VLSI Python Perl Micro-architecture Digital Systems Timing Closure Logic Design Synthesis floor plan
5+ yrs exp
Save