FE Engineering

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
31 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $182k
$124k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $144,400–$219,131.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · FE Engineering

Role Posting Log in to save

As a FE Engineering professional, you will join the hardware team to develop GPU components based on specific microarchitecture specifications. Your daily responsibilities involve writing System Verilog RTL code, simulating and debugging designs using CAD tools, and performing synthesis to analyze area, power, and timing reports to meet PPA goals. You will collaborate with verification engineers to review test plans and debug failures while working with backend teams to adjust designs based on placement and routing feedback. Additionally, you will participate in architecture reviews regarding interface definitions and data flows while optimizing design logic for critical path constraints. The role requires expertise in VLSI design, Computer Architecture, and GPU microarchitecture. You will utilize System Verilog, Perl, and Python to solve complex hardware integration problems and ensure the successful implementation of modules into the full chip.

Skills

System Verilog RTL GPU VLSI Design Python Perl CAD Tools Synthesis Timing Analysis Computer Architecture Microarchitecture

What you'll do

  • Write System Verilog RTL code based on microarchitecture specifications for GPU components.
  • Simulate and debug RTL using CAD tools to ensure design correctness.
  • Synthesize designs and analyze area, power, and timing reports to meet PPA goals.
  • Review test plans and debug failures in coordination with verification engineers.
  • Adjust designs based on placement and routing feedback from backend and synthesis teams.
  • Participate in architecture reviews to define interfaces, data flows, and module responsibilities.
  • Perform timing analysis and optimize design logic to meet critical path constraints.

What we're looking for

  • Master's degree or foreign equivalent in Electrical and Computer Engineering or a related field.
  • Experience in Computer Architecture and Microarchitecture for contributing to the microarchitecture of various GPU blocks.
  • Experience with RTL coding using System Verilog.
  • Experience performing synthesis and timing analysis for area and power optimizations.
  • Experience utilizing CAD tools for debug and synthesis.
  • Experience with VLSI design specifically for designing GPUs.
  • Experience with scripting languages such as Perl or Python.
  • Experience working on GPUs.

Related searches

More FE Engineering jobs FE Engineering jobs in Austin All jobs at Apple Inc

More like this

Similar roles

FE Engineering

Apple Inc

Austin, TX 2 days ago
Logic Synthesis Verilog System Verilog RTL STA Python Perl Tcl UPF DFT ECO CAD Gate-level Netlist Lint ATPG
1+ yrs exp
Save

FE Engineering

Apple Inc

Cupertino, CA 2 days ago $174,149–$225,300
SystemC Verilog SystemVerilog VHDL RTL FPGA HAPS Palladium Protium C C++ MATLAB High-Level Synthesis SoC Design Design Verification CDC DFT Timing Closure
1+ yrs exp
Save

FE Engineer

Apple Inc

Austin, TX 2 days ago
Verilog System Verilog RTL SoC AHB AXI ARM RISCV Python C++ Perl Perforce GitHub STA Netlist
2+ yrs exp
Save

FE Engineer

Apple Inc

Austin, TX 2 days ago
Verilog RTL Design Cache Coherency Protocols Verdi Micro-architecture Gate-level Design LEC LEQ Clock Gating Power Gating Bus Gating Simulation Testbench Development
Save

FE Engineer

Apple Inc

Austin, TX 31 days ago
Python Perl TCL Innovus ICC Tempus Primetime Synopsys Cadence Mentor RTL PPA Low Power Design Data Analysis Visualization Semiconductor Design Physical Design Timing Closure
3+ yrs exp
Save

FE Engineer

Apple Inc

Austin, TX 16 days ago
System Verilog Verilog RTL Synthesis Timing Closure Cadence Synopsys DFT Low Power Design Clock Gating Power Gating DVFS Netlist Generation SOC CAD Tools
Save