Director of Package Design

Microsoft

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
—
Salary
$142,800–$274,800 / yr
Posted
13 days ago
Freshness
Confirmed live today
Closes
Apr 11, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $240k
This role $209k
$125k $308k
below market most similar roles pay here above market

This role pays less than 78% of similar roles. Most pay $215,075–$264,237 — the blue band above. At the midpoint, this role pays about $209k versus about $240k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 694 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 651 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Director of Package Design

The Director of Package Design will join the Silicon Manufacturing and Product Engineering team within the Compute Silicon & Manufacturing Engineering organization. This leader will manage a team of package design engineers to drive optimal silicon packaging solutions for the Azure datacenter product roadmap. Key responsibilities include leading 2.5D/3D packaging product designs for chiplet architectures, including bridge, interposer, and substrate development from definition to tapeout. The role involves defining test vehicles, performing FMEA, and managing supplier assessments through production. Candidates must possess expertise in advanced semiconductor package technologies like BGA, high-speed signaling, and thermal co-designs. Required technical skills include proficiency with Cadence Allegro, 2D and 3D simulation tools for power and signal analysis, and experience with physical failure analysis and OSAT technologies.

What you'll do

  • Lead and mentor a team of package design engineers to support their professional development.
  • Drive optimal silicon packaging solutions and chiplet architectures using advanced 2.5D/3D packaging.
  • Manage 2.5D/3D packaging product designs from initial definition and development through to tapeout.
  • Define and develop test vehicles to validate silicon, package, and system performance.
  • Manage suppliers through the definition, development, qualification, and production phases.
  • Develop and deliver Failure Mode and Effects Analysis (FMEA) for various technology options.
  • Design and develop package and assembly drawings to support manufacturing processes.
  • Assess and characterize the reliability of Integrated Circuit (IC) packages.

What we're looking for

  • Must have a Doctorate and 3+ years, Master's and 6+ years, or Bachelor's and 8+ years of technical engineering experience in a related field.
  • Must be able to meet Microsoft, customer, and government security screening requirements, including a Microsoft Cloud Background Check.
  • Must provide proof of citizenship, US residency, or other protected status to access export-controlled information.
  • Must be able to access information controlled for export under U.S. ITAR, EAR, EU Dual Use, or other regulations.
  • Must have 15+ years of hands-on experience in semiconductor package design, development, manufacturing, supplier management, or quality management (preferred).
  • Must have experience with advanced semiconductor package technologies such as BGA, 2.5D, or 3D (preferred).
  • Must be proficient in IC package or PCB board layout CAD tools like Cadence Allegro (preferred).
  • Must have working knowledge of high-speed signaling, layout, electrical, mechanical, and thermal co-designs (preferred).

More like this

Similar roles

Panel Packaging Technology Enablement Director

Applied Materials

Santa Clara, CA +1 11 days ago $176,000–$242,000
Semiconductor Packaging Panel-Level Packaging Advanced Packaging Integration 2.5D/3D Packaging RDL PVD Plating Etch Lithography Dielectric Processes DOE Statistical Methods HBM Co-packaging Chiplet Integration Metrology Materials Science Chemical Engineering Electrical Engineering
10+ yrs exp

Principal Package Engineer

Microsoft

today $142,800–$274,800
Advanced Packaging 2.5D/3D Packaging Chiplet Architecture Substrate Design IC Packaging EDA Tools FMEA FEA High-Speed Signaling Physical Failure Analysis Tapeout Thermal Co-design
8+ yrs exp Hybrid

Senior Director of Packaging Engineering

Amd

San Jose, CA 18 days ago $268,960–$403,440
IC Packaging Mechanical Design Chiplet Architecture 2.5D/3D Integration High-Volume Manufacturing (HVM) New Product Introduction (NPI) FEA CFD S-parameters SerDes PDN Design WLCSP Flip-Chip System-in-Package (SiP)

Packaging Design Engineer

Amd

Austin, TX 12 days ago $100,000–$150,000
Package Design Substrate Layout Bump Maps Interposers Signal Integrity Power Integrity AI/ML Automation EDA Tools Tapeout Silicon Bridge Heterogeneous Integration