Packaging Design Engineer

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$100,000–$150,000 / yr
Posted
12 days ago
Freshness
Confirmed live today
Closes
Oct 14, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $191k
This role $125k
$85k $240k
below market most similar roles pay here above market

This role pays less than 94% of similar roles. Most pay $163,000–$219,000 — the blue band above. At the midpoint, this role pays about $125k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Packaging Design Engineer

The Packaging Design Engineer joins the team to support complex package design execution for advanced products. This role requires a self-driven technical expert to perform end-to-end package design, ensuring performance, cost, and quality targets are met. Key responsibilities include developing substrate layouts, bump maps, and interposer designs for 2.5D, 3D, and chiplet-based architectures. The engineer will drive design decisions by collaborating with SI/PI, mechanical, and SOC teams while interfacing with OSATs and substrate vendors. The position utilizes AI-driven design techniques, automation, and next-generation workflows to address the increasing complexity of heterogeneous integration. Required skills include experience with EDA tools, Signal Integrity, and Power Integrity fundamentals. The role focuses on improving layout efficiency, design standardization, and methodology flows for complex silicon physical designs.

What you'll do

  • Perform end-to-end package design execution for complex products to meet performance, cost, and schedule targets.
  • Develop substrate layouts, bump maps, and interposer designs for 2.5D, 3D, and chiplet-based architectures.
  • Apply AI/ML and automation techniques to improve design productivity and quality.
  • Drive design decisions by collaborating with SI/PI, mechanical, and SOC teams.
  • Partner with internal engineering teams, OSATs, and substrate suppliers to deliver optimized solutions.
  • Communicate design status, risks, and mitigation strategies to relevant stakeholders.
  • Define and enhance package design methodologies, flows, and best practices.
  • Contribute to design reviews, signoff readiness, and tapeout processes.

What we're looking for

  • Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
  • Experience as a package or silicon physical designer.
  • Ability to perform end-to-end package design execution for complex products.
  • Experience developing substrate layouts, bump maps, and interposer designs for 2.5D/3D and chiplet-based architectures.
  • Ability to apply AI/ML and automation to improve design productivity and quality.
  • Experience designing complex substrate design, Silicon Bridges, or Interposers (preferred).
  • Experience working with OSATs, foundries, and substrate vendors (preferred).
  • Solid understanding of Signal Integrity and Power Integrity fundamentals (preferred).

More like this

Similar roles

Package Design Engineer

Broadcom

San Jose, CA +2 148 days ago
IC Package Design Flip-chip BGA SerDes Signal Integrity Power Integrity ASIC HBM DDR5 RF Microwave Cadence APD Allegro Package Designer Cadence SKILL Physical Design Layout Automation Manufacturability
10+ yrs exp

IC Package Design Engineer

Apple Inc

Austin, TX 31 days ago
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DDR PCIe Unix Linux DRC DFM Tape-out

IC Package Design Engineer

Apple Inc

Los Angeles, CA 31 days ago $122,700–$214,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL HFSS PowerSI Calibre CAM350 SI/PI) analysis RLGC S-parameter Modeling Unix Linux DFM DRC DDR PCIe

IC Package Design Engineer

Apple Inc

San Francisco, CA 31 days ago $129,300–$225,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DRC DFM Unix Linux DDR PCIe

IC Package Design Engineer

Apple Inc

San Francisco, CA 31 days ago $184,700–$324,800
IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe
10+ yrs exp

Senior Director of Packaging Engineering

Amd

San Jose, CA 18 days ago $268,960–$403,440
IC Packaging Mechanical Design Chiplet Architecture 2.5D/3D Integration High-Volume Manufacturing (HVM) New Product Introduction (NPI) FEA CFD S-parameters SerDes PDN Design WLCSP Flip-Chip System-in-Package (SiP)