Director of Package Design

Microsoft

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Salary
$142,800–$274,800 / yr
Posted
18 days ago
Freshness
Confirmed live yesterday
Closes
Feb 20, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $244k
This role $209k
$125k most similar roles pay here $310k

This role pays less than 71% of similar roles. Most pay $205,000–$282,150 — the shaded band above. At the midpoint, this role pays about $209k versus about $244k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 598 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 586 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Director of Package Design

The Director of Package Design joins the advanced packaging design team within the Silicon Manufacturing and Product Engineering organization to support the development of Azure datacenter products. This leader will mentor engineers while driving optimal silicon packaging solutions, specifically focusing on chiplet architecture with advanced 2.5D/3D packaging technologies including bridge, interposer, and substrate designs. Daily responsibilities involve managing supplier assessments, developing test vehicles for performance validation, performing failure mode and effects analysis, and creating assembly drawings to support manufacturing. The role requires expertise in high-speed signaling, thermal co-designs, and 2D and 3D simulation tools for power and signal analysis. Candidates should be proficient in Cadence Allegro and possess deep knowledge of IC package reliability, physical failure analysis, and OSAT technologies to solve complex hardware infrastructure challenges within the cloud computing domain.

What you'll do

  • Lead and mentor a team of package design engineers to support their career growth and development.
  • Drive optimal silicon packaging solutions for the Azure datacenter product roadmap.
  • Manage 2.5D/3D packaging designs including bridge, interposer, and substrate from definition through tapeout.
  • Develop test vehicles to validate Silicon, Package, and System performance.
  • Manage supplier assessments and oversee suppliers through definition, development, qualification, and production.
  • Perform Failure Mode and Effects Analysis (FMEA) for various technology options.
  • Define EDA tool requirements for advanced 3DIC packaging designs.
  • Characterize the reliability of Integrated Circuits (IC) packages.

What we're looking for

  • A Doctorate in Electrical Engineering, Computer Engineering, or Computer Science and 3+ years of experience, OR a Master's degree and 6+ years, OR a Bachelor's degree and 8+ years.
  • Equivalent technical engineering experience to the specified degree/experience combinations is acceptable.
  • Ability to pass Microsoft Cloud Background Check and meet government security screening requirements.
  • Must provide proof of citizenship or protected status for access to export-controlled information.
  • 15+ years of hands-on experience in Semiconductor Package design, development, manufacturing, supplier management, or quality management (preferred).
  • Experience with Advanced Semiconductor Package technologies such as BGA, 2.5D, and 3D (preferred).
  • Proficiency in IC package or PCB board layout CAD tools like Cadence Allegro (preferred).
  • Working knowledge of high-speed signaling, layout, electrical, mechanical, and thermal co-designs (preferred).

More like this

Similar roles

Director, Silicon Design

Microsoft

14 days ago $142,800$274,800
SoC RTL Design Microarchitecture PCIe DDR HBM DFT Synthesis Python Perl Agile Post-Silicon Debug Machine Learning Artificial Intelligence
8+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 102 days ago $141,300$226,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL ASIC HBM DDR5 RF Microwave Layout Automation Manufacturability Reliability
10+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 42 days ago $121,900$195,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL HBM DDR5 RF/Microwave Layout Automation Process Development
8+ yrs exp

Principal Board Package Co-design Architect

Arm Holdings

Chandler, AZ 31 days ago $249,900$338,100
PCB Design SoC Architecture Signal Integrity Power Integrity Cadence OrCAD Allegro PCIe LPDDR5 FPGA HDI EDA Tools ANSYS Siemens EDA IC Packaging High-Speed IO PMIC

Principal Board Package Co-design Architect

Arm Holdings

Chandler, AZ 14 days ago $249,900$338,100
PCB Design SoC Architecture Signal Integrity Power Integrity Cadence OrCAD Allegro PCIe LPDDR5 FPGA HDI IC Packaging EDA Tools ANSYS Siemens EDA PMICs

Package Design Engineer, Staff

Qualcomm

San Diego, CA 50 days ago $154,000$231,000
Cadence APD Siemens Xpedition Cadence Allegro SiP SI/PI DRC DFM ERC XtractIM PowerSI HFSS Q3D Calibre DDR PCIe UCIe S-parameters RLGC High-speed IO
5+ yrs exp