DFT Engineer

Qualcomm

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$101,400–$152,200 / yr
Posted
18 days ago
Freshness
Confirmed live today
Closes
Apr 7, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $193k
This role $127k
$86k $242k
below market most similar roles pay here above market

This role pays less than 88% of similar roles. Most pay $158,037–$227,300 — the blue band above. At the midpoint, this role pays about $127k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · DFT Engineer

The DFT Engineer joins the ASICS Engineering group to support the development of high performance, high quality, and low power products. This role involves defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development for blocks and SoCs. The engineer will assist in creating architectures, circuit specifications, logic designs, and system simulations based on system-level requirements. Key responsibilities include evaluating process flows from high-level design to synthesis, place and route, and timing and power use. The position requires proficiency with architecture and design tools, scripting tools, programming languages, and design verification methods. Candidates will utilize specific applications such as RTL to GDS Flow and Virtuoso to execute designs for IC packages while producing technical documentation for EDA, IP, and ASIC projects.

What you'll do

  • Define, model, design, and optimize IP (block/SoC) development for high-performance, low-power products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop implementation strategies that align with system requirements and customer needs.
  • Evaluate process flows from high-level design to synthesis, place and route, and timing/power analysis.
  • Use tools like RTL to GDS Flow and Virtuoso to execute architecture and design for specific IC components.
  • Write technical documentation for EDA, IP, and ASIC projects.
  • Verify and validate IP development to ensure high-quality product performance.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ months of experience with architecture and design tools (preferred).
  • 6+ months of experience with scripting tools and programming languages (preferred).
  • 6+ months of experience with design verification methods (preferred).

More like this

Similar roles

SOC Design Verification Engineer

Qualcomm

San Diego, CA 20 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting Logic Design

SOC Design Verification Engineer

Qualcomm

San Diego, CA 40 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting Logic Design

ASICS Engineer

Qualcomm

San Diego, CA 12 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting

SOC Design Verification Engineer

Qualcomm

San Diego, CA 25 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting

Processor ASIC RTL Design Engineer

Qualcomm

San Diego, CA 29 days ago $101,400–$152,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting