CPU Physical Electrical Analysis Engineer

Apple Inc

Confirmed live today Low trust

Quick summary

Work type: On-site
Location: Santa Clara, CA
Salary: $184,700–$324,800 / yr
Posted: 171 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $205k

This role $255k

$129k most similar roles pay here $346k

This role pays more than 92% of similar roles. Most pay $167,375–$241,750 — the shaded band above. At the midpoint, this role pays about $255k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Physical Electrical Analysis Engineer

Role Posting Log in to save

As a CPU Physical Electrical Analysis Engineer, you will join the hardware team to drive block and top-level design of power-grid systems and perform analysis of high performance compute blocks within the EMIR, SIGEM, and Reliability space. Your daily responsibilities involve driving electrical verification closure, constructing power grid designs in PNR tool environments, and collaborating with CAD vendors, methodology teams, and implementation teams to ensure sign-off quality. The role requires expertise in PNR design implementation and STA, along with knowledge of computer architecture and RISC pipelines for GPU, neural network, or CPU blocks. You will utilize industry standard tools such as Siemens, Ansys Redhawk, Seascape, or Cadence Voltus. Technical skills include C/C++, and the ability to develop automation scripts and perform data analysis using TCL, Python, Perl, matplotlib, and pandas.

Skills

EMIR SIGEM Reliability PNR STA TCL Python Perl C++ Ansys Redhawk Seascape Cadence Voltus Matplotlib Pandas Power Grid Design Computer Architecture

What you'll do

Drive block and top-level EMIR and electrical verification closure.
Design, construct, and implement power grids using existing infrastructures or custom PNR tool solutions.
Perform analysis of high-performance compute blocks in the EMIR, SIGEM, and Reliability spaces.
Collaborate with CAD/EDA vendors to ensure the accuracy and fidelity of analysis results.
Work with methodology teams to develop solutions for unique electrical use cases.
Coordinate with implementation teams to drive design sign-off and closure.
Ensure SoC level IP delivery meets quality standards and project schedules.

What we're looking for

Minimum BS degree and 10+ years of relevant industry experience.
Experience with PNR design implementation and STA.
Knowledge of computer architecture and RISC pipelines with experience in compute-oriented block implementation (preferred).
Experience in TCL-based automation with PNR & STA tools (preferred).
Familiarity with industry standard tools such as Siemens, Ansys Redhawk, Seascape, or Cadence Voltus (preferred).
Working knowledge of C/C++ (preferred).
Ability to write and maintain scripts in TCL, Python, or Perl (preferred).
Experience with data analysis techniques using Python, Perl, matplotlib, or pandas (preferred).

Save