Core RTL/Microarchitecture Power Lead

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$232,000–$348,000 / yr
Posted
6 days ago
Freshness
Confirmed live today
Closes
Oct 21, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $228k
This role $290k
$155k $369k
below market most similar roles pay here above market

This role pays more than 92% of similar roles. Most pay $201,400–$254,750 — the blue band above. At the midpoint, this role pays about $290k versus about $228k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Core RTL/Microarchitecture Power Lead

Role Posting Log in to save

The Core RTL/Microarchitecture Power Lead will join the team responsible for designing next-generation high-performance CPU cores for Ryzen and Epyc processors. This role involves analyzing and driving power-efficient microarchitecture development by evaluating and optimizing power consumption across the core pipeline. The lead will collaborate with RTL, Architecture, Physical Design, and Validation teams to interpret power analysis results, propose new features, and validate power consumption in silicon. Key responsibilities include using tools like PTPX to estimate dynamic power savings and utilizing AI to improve workflows. Required skills include expert-level experience in high-performance microprocessor design, low-power design techniques, and RTL coding using Verilog or SystemVerilog. Candidates should also possess experience in logic design, performance simulators, timing closure, and scripting languages like Python, Ruby, Perl, or Shell.

Skills

Microprocessor Architecture RTL Verilog System Verilog Low Power Design Logic Design PTPX Python Ruby Perl Shell Synthesis Place and Route Timing Closure Physical Design AI LLMs Performance Simulators

What you'll do

  • Analyze power consumption for new and existing micro-architectural features of next-generation high-performance CPU cores.
  • Propose and drive the development of new features and optimizations for existing logic.
  • Analyze power characteristics of the latest server and client CPU workloads to influence microarchitecture decisions.
  • Assist the RTL team in interpreting power analysis results and estimating dynamic power savings.
  • Work with the Physical Design team to achieve low power using cutting-edge fabrication technologies.
  • Collaborate with the Design Verification team to generate tests that activate specific functions under study.
  • Validate power consumption of features in silicon and analyze discrepancies with pre-silicon projections.
  • Define and update power analysis tools and methodologies using AI to improve workflows.

What we're looking for

  • Expert level experience in High-Performance Microprocessor Design.
  • Experience in low power design techniques with industry tools for CPUs, GPUs, or similar complex devices.
  • Broad and thorough understanding of microprocessor architecture and RTL logic design.
  • MS EE/CE/CS plus years of relevant experience (preferred).
  • Register Transfer Level (RTL) coding for high-speed designs (preferred).
  • Verilog/System Verilog, RTL Methodology, and Coding practices (preferred).
  • Experience with Performance simulators, workloads, and analyzing their results (preferred).
  • Scripting in Ruby, Python, Perl, or Shell (preferred).

Related searches

More Core RTL jobs Core RTL jobs in Santa Clara All jobs at Amd

More like this

Similar roles

Next Gen CPU Power Management RTL Design Engineer

Amd

Santa Clara, CA 38 days ago $166,400–$249,600
Verilog SystemVerilog C++ C RTL Design Microarchitecture Power Management Clock Domain Crossing CDC Analysis Firmware DVFS Silicon Validation Design-for-Debug Design-for-Test Digital Design
Save

CPU Micro-architect/RTL Designer

Qualcomm

Austin, TX +1 39 days ago $216,600–$325,000
RTL Design Microarchitecture Verilog VHDL Python Perl Logic Design Functional Verification Waveform Debugging Simulators Out-of-Order Execution
8+ yrs exp
Save

CPU Microarchitecture & Cache RTL Design Engineer

Amd

Fort Collins, CO 34 days ago $144,800–$217,200
VLSI RTL Design Verilog HDL Cache Architecture CPU Coherency NoC SoC Scripting Microarchitecture Timing Closure Design for Test Physical Design Routing Fabric
Save

CPU Core RTL Design Engineer

Amd

Austin, TX 110 days ago $178,400–$267,600
Verilog SystemVerilog RTL Design CPU Architecture ASIC Logic Design Synthesis Timing Closure Place-and-Route Python Tcl DFT Power Management Post-Silicon Debug SoC Microarchitecture
Save

CPU Core RTL Design Engineer

Amd

Austin, TX 5 days ago $144,800–$217,200
Verilog SystemVerilog RTL Design CPU Architecture ASIC Logic Design Synthesis Timing Closure Place-and-Route Python Tcl DFT Post-Silicon Debug Power Management Cache Hierarchy TLB Branch Prediction
Save

CPU RTL Design Engineer

Amd

Austin, TX 20 days ago $121,680–$182,520
Verilog SystemVerilog RTL Design CPU Architecture ASIC SoC Logic Design Synthesis Static Timing Analysis Place-and-Route Python Tcl DFT Post-Silicon Debug Power Management Timing Closure
Save