Careers

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Posted
29 days ago
Closes
Nov 4, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $186k
$130k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $156,000–$216,250.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 270 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 196 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

As a Qualcomm ASIC Engineer at Qualcomm Technologies, Inc., you will join a dynamic SoC team responsible for high-performance ASIC design and methodology in cutting-edge sub-4nm processes across mobile, automotive, compute, AI, and XR domains. Your role involves defining, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting IP development for various products. You will oversee architecture design, logic design, system simulation, and provide technical expertise for next-generation initiatives. Key responsibilities include resolving architectural issues with supervision, executing the design of ASICs and SoCs, supporting verification efforts, participating in IP analyses, identifying process improvements, and feeding back silicon learnings to enhance methodologies. Essential skills encompass RTL design experience with Verilog/SystemVerilog or VHDL, proficiency in Python/Perl for automation, and a Bachelor's degree in Science, Engineering, or related field. Preferred qualifications include a Master’s degree, 6+ months of relevant ASIC design experience, and specific expertise in clock design.

Skills

Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

What you'll do

  • Defines and models IP development for high-performance, low-power products.
  • Designs digital and analog components of SoCs using Verilog/SystemVerilog.
  • Optimizes and verifies ASIC designs with a focus on clock/power features.
  • Documents design processes and methodologies for IP and SoC development.
  • Identifies areas for improvement in design flows and methodologies.

What we're looking for

  • Bachelor’s degree in Science, Engineering, or a related field.
  • RTL design experience with Verilog/SystemVerilog or VHDL.
  • Proficiency in Python or Perl for automation and scripting.
  • Experience in ASIC/SOC clock design and verification.
  • Ability to execute SOC architecture and design using provided protocols.

Related searches

More Careers jobs Careers jobs in San Diego All jobs at Qualcomm

More like this

Similar roles

Careers

Qualcomm

Santa Clara, CA 86 days ago
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC
Save

ASIC Design Engineer

Broadcom

Irvine, CA 65 days ago $108,000–$172,800
EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago $116,000–$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana
Save

ASIC Implementation Engineer

Broadcom

San Jose, CA 40 days ago $120,000–$192,000
TCL PERL EDA Tools RTL Verilog Physical Design Place and Route Clock Tree Synthesis Floor-planning Layout Timing Closure EM/IR Analysis
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 17 days ago $168,000–$264,500
Verilog System-Verilog RTL ASIC Logic Design Computer Architecture Digital Systems Timing Analysis ECO Post Silicon Debug Arbiters Scheduling Synchronization Bus Protocols Interconnect Networks Switches Virtual Channels
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 26 days ago $136,000–$218,500
Verilog System-Verilog Python Perl Tcl Makefiles CDC checks Formal equivalence RTL design Synthesis Timing analysis DFT ATE test development Post-si bringup Debugging Behavioral real number modeling Mixed signal design Custom designed IPs Agentic AI flows
Save