CAD Engineer – Design Verification Methodology

Apple Inc

Quick summary

Work type
On-site
Location
Waltham, MA
Salary
$132,100–$244,600 / yr
Posted
56 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $184k
This role $188k
$119k most similar roles pay here $258k

This role pays more than 58% of similar roles. Most pay $155,218–$213,743 — the shaded band above. At the midpoint, this role pays about $188k versus about $184k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1723 open roles on FindRole.

Listed pay typically runs $162,500–$272,100 across 1398 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CAD Engineer – Design Verification Methodology

As a CAD Engineer on our dedicated team, you will play a crucial role in developing and maintaining sophisticated software systems for regression-testing Apple’s silicon designs through software simulation. Your primary responsibilities include identifying and reporting defects in chip designs to ensure the successful tape-out of high-quality silicon. You will collaborate closely with EDA vendors to integrate new tool capabilities and resolve issues, while also guiding engineers who encounter problems. Key skills required are a Python programming background, experience debugging vendor tools, and familiarity with languages such as Verilog, SystemVerilog, TCL, Perl, C, and C++. Additionally, knowledge of artificial intelligence and machine learning is beneficial, along with expertise in simulation tools like Synopsys VCS, XCelium, or Modelsim.

What you'll do

  • Develop, maintain, and enhance software systems for regression-testing Apple’s silicon designs.
  • Diagnose root causes of complex problems in chip design verification processes.
  • Collaborate with EDA vendors to integrate new tool capabilities and resolve issues.
  • Guide engineers in solving design verification challenges using existing and emerging methods.
  • Implement new functionalities to optimize or solve problems in the design verification process.

What we're looking for

  • Minimum BS degree + 3 years relevant experience in CAD or related field
  • Proficient in Python programming for software development
  • Experience developing, maintaining, and enhancing regression systems for RTL
  • Familiarity with Verilog/SystemVerilog and experience with EDA tools like VCS, XCelium
  • Strong problem-solving skills to diagnose complex issues and guide engineering teams
  • Knowledge of C/C++ and scripting languages (TCL, Perl) is beneficial

More like this

Similar roles

Design Verification Engineer

Apple Inc

Beaverton, OR 51 days ago
SystemVerilog UVM Python Perl TCL LLMs OOP PCIe USB DDR UPF Formal Verification Emulation Technologies

Design Verification Engineer

Apple Inc

Waltham, MA 51 days ago $114,100$199,000
SystemVerilog UVM Python Perl TCL LLMs PCIe USB DDR UPF Formal Verification Emulation Technology OOP

Design Verification Engineer

Apple Inc

Cary, NC 51 days ago
SystemVerilog UVM Python Perl TCL LLMs OOP Simulators Waveform_viewer Build_and_run_automation Coverage_collection Gate_level_simulations UPF PCIe USB DDR Formal_verification_methodology Emulation_for_verification_technologies

Design Verification Engineer

Apple Inc

Melbourne, FL 51 days ago
SystemVerilog UVM Python Perl TCL LLMs PCIe USB DDR UPF Formal Verification Emulation Technologies