ASIC Design Manager

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Cupertino, CA
Salary
$206,200–$356,400 / yr
Posted
22 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k
This role $281k
$126k most similar roles pay here $381k

This role pays more than 95% of similar roles. Most pay $172,375–$227,500 — the shaded band above. At the midpoint, this role pays about $281k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Manager

As an ASIC Design Manager, you will lead a team of engineers while managing priorities and fostering professional growth within the organization. Your daily responsibilities involve architecting solutions for power management and other SOC level functions, writing microarchitecture and design specifications, and overseeing the integration of complex IPs into the SOC to ensure high-quality delivery. You will manage front-end activities including Lint, CDC, Synthesis, and ECO while collaborating with specialists in IP Design, Verification, Emulation, STA, and Physical Design. The role requires expertise in multiple clock domains, asynchronous interfaces, and system architecture for CPU and IP integration. Technical proficiency includes experience with front-end tools and methodologies, as well as familiarity with scripting languages like Perl, Python, or TCL to solve complex hardware challenges within the SOC design domain.

What you'll do

  • Manage and mentor a team of engineers while prioritizing their tasks and professional growth.
  • Architect solutions for power management and other SOC-level functions.
  • Write and review microarchitecture and design specifications for various SOC level IPs.
  • Manage the integration of complex IPs into the SoC to ensure high-quality design delivery.
  • Oversee front-end integration activities including Lint, CDC, Synthesis, and ECO.
  • Coordinate with cross-functional teams in verification, emulation, STA, and physical design.
  • Collaborate with software and systems teams to ensure final product quality.

What we're looking for

  • Bachelor of Science degree.
  • Minimum of 10 years of relevant industry experience.
  • Experience managing a team and serving as a technical lead (preferred).
  • Experience writing specifications and converting them into designs (preferred).
  • Experience with multiple clock domains and asynchronous interfaces (preferred).
  • Hands-on experience in all aspects of the chip development process with proficiency in front end tools and methodologies (preferred).
  • Experience or knowledge of system architecture, CPU & IP integration, and power/clock management (preferred).
  • Familiarity with scripting languages like Perl, Python, or TCL (preferred).

More like this

Similar roles

ASIC Design Engineer

Apple Inc

Cupertino, CA 37 days ago $150,400$277,600
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Perl Python TCL System Architecture
3+ yrs exp

ASIC Design Engineer

Apple Inc

Cupertino, CA 37 days ago $184,700$324,800
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Asynchronous Interfaces
10+ yrs exp

ASIC Design Engineer

Apple Inc

Beaverton, OR 144 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $150,400$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $184,700$324,800
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
10+ yrs exp