ASIC Design Engineer

Broadcom

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Irvine, CAAndover, MA
Salary
$127,100–$203,400 / yr
Posted
162 days ago
Freshness
Confirmed live 2 days ago
Closes
Sep 29, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $165k
$115k most similar roles pay here $239k

This role pays less than 72% of similar roles. Most pay $162,000–$221,050 — the shaded band above. At the midpoint, this role pays about $165k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 119 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 105 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Engineer

Role Posting Log in to save

As an ASIC Design Engineer, you will join the design team to execute large, complex implementations using the latest technology nodes. You will be responsible for leading specific disciplines in design closure while ensuring all quality requirements are met through peer reviews and collaboration with global teams. Your daily work involves managing critical physical design tasks including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing closure, signal integrity, and physical design checks. You must demonstrate expertise in multiple EDA vendor solutions to adapt to changing requirements effectively. The role focuses on solving complex technical problems within the semiconductor space by navigating intricate hardware design challenges. You will exercise judgment in selecting methods and techniques to achieve results while providing leadership and direction for other project members with minimal supervision.

What does a ASIC Design Engineer earn in California?

Median $214000 from 47 postings across 8 companies.

See salary data

Skills

ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design

What you'll do

  • Implement large complex ASIC designs using the latest technology nodes.
  • Lead specific design closure disciplines such as synthesis, floorplanning, or timing closure.
  • Execute physical design tasks including place and route, power planning, and signal integrity.
  • Utilize multiple EDA vendor solutions to meet changing project requirements.
  • Drive peer reviews to ensure all quality requirements are met.
  • Manage complex technical projects with minimal supervision while setting direction for team members.

What we're looking for

  • Candidates must have a Bachelor's degree with 12+ years of experience, a Master's with 10+ years, or a PhD with 7+ years.
  • Demonstrated expertise in synthesis and design for test is required.
  • Expertise in floorplanning, place and route, and clock methodology is required.
  • Proficiency in power planning, analysis, timing closure, and signal integrity is required.
  • Experience performing physical design checks is required.
  • Candidates must have expertise in multiple EDA vendor solutions.
  • Ability to lead projects, set direction for team members, and work with little supervision is required.
  • Ability to manage complex technical projects and exercise judgment in selecting methods and evaluation criteria is required.

Related searches

More ASIC Design Engineer jobs ASIC Design Engineer jobs in Irvine All jobs at Broadcom

More like this

Similar roles

ASIC Design Engineer

Broadcom

Irvine, CA +1 162 days ago $108,000–$172,800
ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design
8+ yrs exp
Save

Physical Design Engineer

Qualcomm

San Diego, CA +2 25 days ago $123,100–$250,000
ASIC Physical Design Floorplanning Power Planning Clock Tree Synthesis Static Timing Analysis Signal Integrity RC Extraction DFT UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime
4+ yrs exp
Save

Physical Design

Qualcomm

San Diego, CA 29 days ago $115,600–$173,400
Physical Design ASIC SoC Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime SI Python TCL Perl C/C++ Shell Scripting Linux Unix Clock Tree Synthesis Static Timing Analysis RC Extraction DFT Signal Integrity Floorplanning Routing
2+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 25 days ago $116,000–$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $150,400–$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp
Save