ASIC Design Automation Engineer

Broadcom

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Fort Collins, CO
Salary: $61,900–$99,000 / yr
Employment: Full-time
Posted: 5 days ago
Freshness: Confirmed live yesterday
Closes: Apr 27, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $196k

This role $80k

$42k $250k

below market most similar roles pay here above market

This role pays less than 99% of similar roles. Most pay $168,500–$224,075 — the blue band above. At the midpoint, this role pays about $80k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 298 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Automation Engineer

Role Posting Log in to save

The ASIC Design Automation Engineer joins the ASIC Products Division to define, develop, deploy, and support methodology and design automation software tools for ASIC development. This role involves developing, testing, and deploying software products and usage methodologies to a global ASIC Design technology development and implementation team. Key responsibilities include automating design tool processes, developing complex tools, debugging design flow issues, and providing training to engineers across multiple geographies. The candidate will use Bash, Python, Ruby, TCL, and C/C++ in a UNIX/Linux environment. Required skills include Digital Logic Design, Verilog HDL, and knowledge of data structures, sorting, and recursion. The role addresses technical problems in IC hardware development, synthesis, place, route, verification, Static Timing Analysis, and Power Delivery Verification and Analysis.

Skills

Python C++ Tcl Ruby Perl Verilog HDL UNIX Linux Digital Logic Design Static Timing Analysis Data Structures OO Design Synthesis Verification

What you'll do

Automate design tool processes using Bash, Python, Ruby, or TCL scripting.
Develop complex software tools using C++ for ASIC design automation.
Debug tool and design flow issues for IC designers.
Provide technical support and training on tools and methodologies to global engineers.
Work directly with EDA vendors to resolve software and tool issues.
Create innovative hardware and software solutions for ASIC development.
Develop documentation and training materials for custom flows and internal tools.

What we're looking for

Bachelor's degree in Electrical, Electronic, or Computer Engineering.
Master's degree in Electrical, Electronic, or Computer Engineering.
Proficiency in programming languages including Perl, Python, Ruby, Tcl, and C/C++ in a UNIX/Linux environment.
Experience developing and debugging software in a team environment.
Understanding of digital logic design, implementation, and Verilog HDL.
Knowledge of programming concepts such as OO design, data structures, sorting, recursion, stack overflow, and greedy algorithms.
Experience with Static Timing Analysis.
Experience with Power Delivery Verification and Analysis.

Similar roles

ASIC Design Automation Engineer

Broadcom

Fort Collins, CO 56 days ago

Python C++ Ruby Tcl Perl Verilog HDL Linux UNIX Digital Logic Design Static Timing Analysis Power Delivery Verification Data Structures OO Design ASIC Design Scripting

10+ yrs exp

Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 79 days ago

RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow

2+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 48 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 172 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 90 days ago $150,400–$277,600

ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration

3+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 90 days ago $184,700–$324,800

ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration

10+ yrs exp

Save