Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

7 of up to 20 (filtered)

Technical Game Designer I

Lam Research

Tualatin, OR 15 days ago
Actively hiring Confirmed live yesterday High trust
Unity C# C++ Python JavaScript Lua 3D Modeling CAD Siemens NX Creo AutoDesk Blender Maya Pixyz Virtual Reality Mixed Reality UI/UX Adobe Premiere Adobe Audition Windows OS Steam Oculus Meta HMDs
Hybrid

Staff In House Design Technical Program Manager

General Motors (GM)

Sunnyvale, CA +1 18 days ago $134,700$245,000
Actively hiring Confirmed live yesterday High trust Competitive pay
PCBA BOM Management SMT Processes Hardware Validation Mechanical Engineering Board-level Design KPIs Retrospectives Manufacturing Test Implementation
5+ yrs exp Hybrid

ASIC Design Verification Technical Leader

Cisco

San Jose, CA 22 days ago $186,900$267,700
Actively hiring Confirmed live 2 days ago Trusted Above market
SystemVerilog UVM ASIC Verification Python Perl Hardware Emulation FPGA Cadence Palladium Siemens Veloce Synopsys ZeBu PCIe Ethernet CXL HBM DDR RTL Silicon Bring-up Post-Silicon Validation
10+ yrs exp

ASIC Design Verification Engineer, Technical Leader

Cisco

San Jose, CA 38 days ago $186,900$267,700
Actively hiring Confirmed live yesterday High trust Above market
System Verilog UVM ASIC SoC Python Perl PCIe CXL Ethernet AHB AXI DDR Formal Verification Veloce HAPS Simulation Emulation
8+ yrs exp

ASIC Design Engineer Technical Lead

Cisco

Remote (San Jose, CA) 45 days ago $186,900$267,700
Actively hiring Confirmed live 2 days ago Low trust Above market
Verilog System Verilog ASIC Design RTL Python Perl TCL Micro-architecture Tape-out post silicon validation Simulation
8+ yrs exp Remote

ASIC Design Verification Technical Leader

Cisco

Remote (Carlsbad, CA) 53 days ago $163,600$234,600
Actively hiring Confirmed live 2 days ago High trust Competitive pay
System Verilog UVM Verilog Python Perl TCL Formal Verification ASIC Design Verification Ethernet UCIE SPI I2C Veloce HAPS SerDes PAM4
8+ yrs exp Remote