Browse tech roles

Linux HPC Docker Singularity Apptainer PodMan RDMA PostgreSQL MySQL MongoDB GPU computing Networking protocols Job schedulers Parallel file systems CI/CD +10 more Show less

Python C Cadence_Virtuoso Spectre Calibre IEEE_802.3 QSFP OSFP QSFP-DD +4 more Show less

Mentor_Graphics schematic PCB_layout MathCad PSpice Saber Ethernet PCIe SerDes eFuse FET Thermal LiB DC_DC FMEA Preliminary_Hazard_Analyses embedded_software verification_and_validation high_speed_Communication_Buses Body_controls lighting_controls +16 more Show less

Verilog SystemVerilog RTL design GPU architecture ASIC design flows linting synthesis timing analysis design quality checks microarchitecture development control logic datapath design memory systems fixed-function acceleration pixel processing pipelines performance optimization power optimization firmware enablement +13 more Show less

Spice Perl Tcl Make RTL Logic Synthesis Verification Place and Route Design-for-test(DFT) Analog Circuit Design Mixed-Signal Analog Block Design Digital Circuit Design Security Attacks Detection Circuits EM/IR Analysis Static Timing Analysis Noise Analysis Loop Stability Analysis Monte-Carlo Analysis +13 more Show less

Cadence CMOS PLL SerDes Analog to Digital converters ESD structures +1 more Show less

Perl TCL Shell Python Verilog GPU architecture SOC/ASIC design flow P&R tools Floor-planning PPA optimization Logical equivalence checking Timing constraints Scripting Programming +9 more Show less

Cadence CMOS PLL SerDes Analog to Digital Converters ESD Structures Sub-micron Technology +2 more Show less

Cadence CMOS PLL SerDes Analog to Digital converters ESD structures Sub-micron CMOS technologies +2 more Show less

SystemVerilog UVM VCS Verdi Perl Python C++ UPF DFT Machine_Learning ASIC_design_flow +6 more Show less

Verilog RTL ASIC VLSI Digital systems Computer Architecture Computer Arithmetic Low-power design Logic synthesis Timing analysis Arbiters Scheduling Synchronization Bus protocols Interconnect networks Dataflow architectures CPU subsystems +12 more Show less

Cadence Virtuoso Dracula Hercules Calibre Python Perl Skill Layout Automation +4 more Show less