Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: RTL IC Design Engineer Remove filter Clear all

7 of up to 20 (filtered)

RTL IC Design Engineer

Broadcom

Colorado Springs, CO +1 3 days ago
Actively hiring Confirmed live today Posted this week High trust
Verilog SystemVerilog RTL Design PCIe CXL AMBA Micro-architecture Timing Closure Low-power Design Emulation Validation RAID Storage Design Clock Domain Crossing
5+ yrs exp
Save

Interconnect Micro-architect/RTL Design Engineer

Amd

Austin, TX 9 days ago $178,400–$267,600
Actively hiring Confirmed live today High trust Above market
Verilog System Verilog RTL Design C C++ Python Perl x86 ARM Digital Design DFT MMU High-Speed Design
Save

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, CA +1 9 days ago $175,600–$263,400
Actively hiring Confirmed live today Trusted Competitive pay
RISC-V RTL Design Verilog VHDL Microarchitecture Python Perl Logic Design Functional Verification Waveform Debugging Simulators Out-of-Order Execution
4+ yrs exp
Save

Processor ASIC RTL Design Engineer

Qualcomm

San Diego, CA 13 days ago $101,400–$152,200
Actively hiring Confirmed live today Trusted Below market
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting
Save

CPU Microarchitecture & Cache RTL Design Engineer

Amd

Fort Collins, CO 18 days ago $144,800–$217,200
Actively hiring Confirmed live today High trust Below market
VLSI RTL Design Verilog HDL Cache Architecture CPU Coherency NoC SoC Scripting Microarchitecture Timing Closure Design for Test Physical Design Routing Fabric
Save

ASIC/RTL Design Engineer for High-speed Interfaces

Qualcomm

San Diego, CA 24 days ago $145,600–$218,400
Actively hiring Confirmed live today High trust Competitive pay
ASIC Design RTL Micro-architecture SerDes DDR Mixed-Signal IP VCS Fusion Compiler PrimeTime Power Compiler Spyglass DFT Static Timing Analysis Formal Verification Python Perl Digital Signal Processing PCIe USB UFS MIPI
7+ yrs exp
Save

Interconnect Micro-architect/RTL Design Engineer

Amd

Austin, TX 94 days ago $178,400–$267,600
Actively hiring Confirmed live yesterday High trust Above market
Verilog SystemVerilog RTL Design Network-on-Chip NoC Microarchitecture Python C C++ x86 ARM DFT Pre-silicon Post-silicon Digital Design Assertions
Save