Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

8 of up to 20 (filtered)

PMIC Reference HW Design Engineer

Qualcomm

San Diego, CA 26 days ago $141,300–$211,900
Actively hiring Confirmed live today High trust Below market
PCB Design SMPS LDO Power Integrity Signal Integrity SPICE MATLAB Verilog VHDL Python C Mentor PADs Logic DxDesigner Expedition powerSI SIWave Ansys Oscilloscope Spectrum Analyzer Logic Analyzer Impedance Analyzer IC Design Tools
5+ yrs exp

Modem HW Design Engineer

Qualcomm

San Diego, CA 27 days ago $162,500–$243,700
Actively hiring Confirmed live today High trust Competitive pay
RTL Verilog SystemVerilog C/C++ SystemC Python Perl Unix Linux Shell Scripting DSP 4G 5G 3GPP ML Generative AI Synthesis LINT Clock Domain Crossing Low Power Design
4+ yrs exp

Modem HW Design Engineer

Qualcomm

San Diego, CA +2 40 days ago $218,800–$328,200
Actively hiring Confirmed live yesterday High trust Above market
RTL Verilog SystemVerilog C/C++ SystemC Python Perl Unix Linux Shell Scripting DSP 3GPP 4G 5G ML Generative AI Synthesis LINT Makefiles XML
6+ yrs exp

Senior Deep Learning Compiler Engineer, HW-SW Codesign

Nvidia

Remote (Santa Clara, CA) +2 42 days ago $152,000–$241,500
Actively hiring Confirmed live today Trusted Competitive pay
C++ CUDA XLA MLIR LLVM OpenAI Triton JAX PyTorch TensorFlow TVM OpenCL Distributed Programming High-Performance Computing Compiler Optimization Deep Learning Frameworks
4+ yrs exp Remote

Senior HW Design Engineer

F5 Inc

San Jose, CA +1 53 days ago $160,800–$241,200
Actively hiring Confirmed live yesterday High trust Competitive pay
Hardware Design Verilog HDL Cadence Altium Mentor Graphics Intel x86 DDR4 PCIe g5 Ethernet 100G/ 400G/ 800G Altera Xilinx FPGA CPLD Signal Integrity Power Integrity EMI/EMC Schematic Capture
10+ yrs exp Hybrid

Senior HW Design Engineer

F5 Inc

Spokane Valley, WA +1 53 days ago $160,800–$241,200
Actively hiring Confirmed live today High trust Competitive pay
Hardware Design Verilog HDL Cadence Altium Mentor Graphics Intel x86 DDR4 PCIe g5 Ethernet 100G/ 400G/ 800G Altera Xilinx FPGA CPLD Signal Integrity Power Integrity EMI/EMC Schematic Capture
10+ yrs exp Hybrid

HW Security Design Engineer

Qualcomm

San Diego, CA 159 days ago $164,000–$246,000
Actively hiring Confirmed live today High trust Above market
ASIC Design VLSI uArchitecture AHB AXI APB AES SHA Digital Logic Design Cryptographic Processing FIPS Common Criteria Micro-architecture
10+ yrs exp

Sensing HW Design Electrical Engineer

Apple Inc

San Francisco, CA 174 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
PCB Layout Schematic Capture Power Integrity PCIe USB I2C SPI ARM FPGA MIPI LVDS SDI DP HDMI Oscilloscope Logic Analyzer multi-meter SOC Microcontrollers Microprocessors Digital Design
10+ yrs exp