Browse tech roles

System Verilog UVM C/C++ VCS Verdi GDB Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Processor Verification Instruction Pipelines Caches HVL +9 more Show less

System Verilog UVM VCS Verdi Indago GDB C/C++ Perl Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +8 more Show less

GPU Design Verification C++ Python SystemVerilog Verilog UVM Graphics Pipeline 3D Graphics Shaders Graphics APIs Formal Verification GPU Architecture +7 more Show less

SystemVerilog UVM C++ Python Perl GPU Design Verification Constrained-Random Testing Coverage-Driven Verification RTL Computer Architecture Hardware Modeling Emulation Performance Profiling Formal Verification +9 more Show less

Formal Verification SystemVerilog SystemVerilog Assertions (SVA) Python C/C++ Perl UVM Model Checking EDA Tools RTL Computer Architecture Graphics Pipelines UPF JIRA Confluence +10 more Show less

GPU Architecture C++ Python Linux RTL Emulation SystemC OpenGL Vulkan OpenCL Performance Modeling SoC AI/ML Profiling Tools Workload Characterization +10 more Show less

System Verilog Verilog UVM Python C++ ASIC Verification RTL Computer Architecture Testbench Development Regression Triage Coverage Closure Debug Caches Coherency Pipelines Arbitration Interconnect Networks Algorithms Data Structures +14 more Show less

SystemVerilog UVM ASIC Verification Computer Architecture RTL Assertion-Based Verification Object Oriented Programming Post-Silicon Validation Coverage Closure test bench design AI SFV +7 more Show less

Physical Verification DRC LVS ERC Calibre P&R Flows Floorplanning GPU Architecture Design for Yield Manufacturability ESD Multi Vt Strategies Global Timing Verification +8 more Show less

Physical Verification DRC ERC LVS Calibre P&R Flows Floorplanning ESD Design for Yield Manufacturability Multi Vt Strategies GPU Architecture Global Timing Verification Process ANT PERC +10 more Show less

UVM RTL Verification Formal Verification JasperGold OpenGL Metal Computer Architecture SoC Machine Learning Memory Sub-system Power Management +6 more Show less

SystemVerilog UVM Verilog RTL Verification Formal Verification JasperGold Scripting OpenGL Metal Computer Architecture Functional Coverage SoC Logic Simulators OOP +9 more Show less

SystemVerilog UVM Verilog RTL Verification Python Perl Ruby Formal Verification OpenGL Vulkan Metal Computer Architecture Logic Simulators Waveform Viewers SV Assertions +10 more Show less

SystemVerilog UVM Verilog VHDL RTL Verification Computer Architecture Perl Ruby Shell Scripting Makefiles Graphics Pipeline Functional Coverage Simulations Waveform Viewers +9 more Show less

SystemVerilog UVM Verilog VHDL RTL Verification GPU Architecture Graphics Pipeline Perl Ruby Shell Scripting Makefiles HDL Simulators Waveform Viewers Functional Coverage +9 more Show less

SystemVerilog Verilog RTL Verification Computer Architecture GPU Architecture Object Oriented Programming Data Structures Perl Ruby Shell Scripting Makefiles HDL Simulators Waveform Viewers SoC +9 more Show less

DFT Design Verification GPU SoC Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design Automation Scripts +9 more Show less

DFT Design Verification GPU SoC Python Perl TCL Gate Level Simulation Random Verification Coverage Analysis Assertions Logic Design Object-Oriented Programming Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts Regressions +10 more Show less