Browse tech roles

Filter the feed by workplace, employment type, salary floor, and post age. For ranked matching against your resume, use AI Match.

13 of up to 20 (filtered)

Analog Layout Engineer

Apple Inc

Waltham, MA 1 day ago $154,600$274,900
Actively hiring Posted today Verified listing Above market
Cadence_Innovus CAD_Automation PCell_creation

Analog Layout Engineer

Apple Inc

Melbourne, FL 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_Creation Verilog MSEE PhD

Analog Layout Engineer

Apple Inc

Beaverton, OR 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_creation Verilog MSEE PhD

Analog Layout Engineer

Apple Inc

Austin, TX 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_creation Verilog MSEE PhD

Analog Layout Engineer

Apple Inc

Waltham, MA 1 day ago $109,699$192,400
Actively hiring Posted today Verified listing Below market
Cadence_Innovus CAD_Automation PCell_creation

Analog Layout Engineer

Apple Inc

Melbourne, FL 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_Creation

Analog Layout Engineer

Apple Inc

Beaverton, OR 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_creation VLSI_Design Analog_Design Layout_Engineering Verilog SPICE_Simulation Python Git Linux TCL SVPHILE Calibre SkyWater_PDK OpenROAD

Analog Layout Engineer

Apple Inc

Austin, TX 1 day ago
Actively hiring Posted today Verified listing
Cadence_Innovus CAD_Automation PCell_creation Verilog MSEE PhD

Analog Mixed Signal/Power Management Design Engineer

Qualcomm

San Diego, CA 15 days ago $142,400$213,600
Actively hiring Verified listing Competitive pay
Cadence MATLAB SPICE Verilog VHDL CMOS FinFET ASIC BCD Python C++ SystemVerilog AMS PLL DataConverters ClassDAudioAmplifier BuckBoostSwitchingRegulators ChargePumps PrecisionReferences SensorSignalAcquisitionCircuit AudioAmplifiers

Senior Quantum Engineer - Cryo-CMOS Analog Circuit Design | Microsoft Careers

Microsoft

WA 16 days ago $119,800$234,700
Actively hiring Competitive pay
Cadence_Virtuoso Python Linux Verilog SystemVerilog Analog-to-Digital_Converters Digital-to-Analog_Converters Phase-Locked_Loops RF_Components Cryogenic_Circuit_Design Low_Temperature_Measurements Semiconductor_Behavior ASIC_Bring-Up Characterization Signal_Integrity Documentation

Analog/Mixed-Signal IC design Engineer

Qualcomm

San Diego, CA 24 days ago $142,400$213,600
Actively hiring Competitive pay
Cadence ADE MATLAB SPICE Verilog VHDL Python PostgreSQL Kubernetes AWS Terraform CI/CD Git JIRA Confluence Prometheus Grafana

RF/Analog/ML Augmented IC Design Engineer

Qualcomm

Santa Clara, CA 41 days ago $139,400$209,200
Actively hiring Competitive pay
Python PyTorch TensorFlow CADENCE Virtuoso ADS RFIC Analog IC Design Machine Learning Simulation ASIC_design Verilog Circuit_topology_analysis Transistor_level_design Wireless_applications 4G 5G WLAN BT GPS

Senior Analog and Mixed Signal Engineer

Nvidia

Santa Clara, CA 146 days ago $168,000$264,500
Actively hiring Above market
Python SystemVerilog MATLAB HSPICE Spectre Cadence_ADE-L Cadence_ADE-XL Perl Calibre ICV Monte-Carlo_Simulation Noise_Simulation Stability_Analysis DRC LVS