Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Senior SoC HW Analog/Functional Validation Engineer

Microsoft

today $119,800–$234,700
Actively hiring Confirmed live today Posted today High trust Competitive pay
SoC Validation Post-Silicon Validation Python C/C++ Computer Architecture SerDes PCI CXL JTAG FPGA Emulation Analog Validation Power and Performance Hardware/Software Debug Schematics Firmware Oscilloscopes Protocol Analyzers Bit Error Rate Testers
5+ yrs exp Hybrid

Principal IC Design Engineer, Analog

Medtronic

Mounds View, MN +1 5 days ago $140,000–$210,000
Actively hiring Confirmed live today Posted this week High trust Below market
Mixed-Signal IC Design Cadence EDA Spectre ADE Layout Python LabView AMS PVT Variation Parasitic Extraction Signal Integrity Subthreshold Design Formal Verification Simulation Testbenches Characterization
7+ yrs exp

Analog/Mixed Signal IP Engineering Program Manager

Apple Inc

San Diego, CA 7 days ago $166,600–$296,000
Actively hiring Confirmed live today Posted this week High trust Competitive pay
Analog/Mixed-Signal IP Design SoC Integration SerDes Data Converters LTE WiFi 5G mmWave DDR AMS SoC Design SoC PD SoC DV CAD
10+ yrs exp

Analog/Mixed Signal IP Engineering Program Manager

Apple Inc

Cupertino, CA 7 days ago $175,500–$311,700
Actively hiring Confirmed live today Posted this week High trust Above market
Analog/Mixed-Signal IP Design SoC Integration SerDes Data Converters LTE WiFi 5G mmWave DDR AMS SoC Design SoC PD SoC DV CAD
10+ yrs exp

Analog/Mixed Signal IP Engineering Program Manager

Apple Inc

Austin, TX 7 days ago
Actively hiring Confirmed live today Posted this week High trust
Analog/Mixed-Signal IP Design SoC Data Converters PLLs SerDes LTE WiFi 5G mmWave DDR AMS SoC Integration SoC PD SoC DV CAD
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Cupertino, CA 11 days ago $175,500–$311,700
Actively hiring Confirmed live today Trusted Above market
Analog Layout Automation Cadence Virtuoso Python SKILL Perl TCL PyTorch DRC LVS ERC FinFET CMOS Cadence Innovus PCell DFM Image Processing
10+ yrs exp

RF/Analog Mixed Signal Design Engineer

Apple Inc

Sunnyvale, CA 12 days ago $129,300–$225,300
Actively hiring Confirmed live today Trusted Competitive pay
Analog IC Design Mixed-Signal Design VerilogA Python Matlab C OpAmps Spectrum Analyzers Oscilloscopes Signal Generators Design for Testability Device Physics

RF/Analog Mixed Signal Design Engineer

Apple Inc

Sunnyvale, CA 12 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
Analog IC Design Mixed-Signal Design VerilogA Python Matlab C ASIC Design Spectrum Analyzers Oscilloscopes PLLs LDOs OpAmps ESD Compliance Design for Testability
10+ yrs exp

Systems Engineering Analog IC Validation

Broadcom

Colorado Springs, CO 13 days ago $91,100–$146,000
Actively hiring Confirmed live today High trust Below market
Python C MATLAB SPICE ADS IBIS-AMI Spectrum Analyzer Real-time Oscilloscope SAS SATA PCIe NVMe DDR4 Onfi Signal Integrity SI Simulation Post-silicon Validation
5+ yrs exp

Analog ASIC Architect

Apple Inc

San Francisco, CA 20 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
Mixed-Signal ASIC Analog Front-End ADC DAC MATLAB Signal Processing IC Micro-architecture Silicon Characterization Noise Analysis Signal Chain Optimization Root Cause Analysis IC Bring-up
10+ yrs exp

Analog ASIC Architect

Apple Inc

Austin, TX 20 days ago
Actively hiring Confirmed live today High trust
Mixed-Signal ASIC Architecture Analog Front-End (AFE) ADC DAC Signal Processing MATLAB Silicon Characterization IC Micro-architecture Noise Analysis Signal Chain Optimization System-level Design IC Bring-up Root Cause Analysis
10+ yrs exp

Senior Analog Layout Engineer

Cisco

Carlsbad, CA +1 20 days ago $149,100–$218,100
Actively hiring Confirmed live today High trust Competitive pay
Cadence Virtuoso Calibre FINFET DRC LVS ERC Parasitic Extraction EM/IR Analysis Python Perl TCL Linux ASIC SoC Tapeout Mixed-Signal Layout Signal Integrity Thermal Management
7+ yrs exp Hybrid

Analog and Mixed-Signal IC Design Engineer

Broadcom

Fort Collins, CO 22 days ago $109,700–$175,500
Actively hiring Confirmed live today High trust Below market
Analog Design CMOS Cadence Virtuoso Cadence Analog Artist Layout Design ATE Bench Testing Post-Silicon Evaluation Buck Converters ADCs DACs OpAmps BCD Technologies Extraction
8+ yrs exp

iPhone Analog Design Engineer

Apple Inc

Austin, TX 23 days ago
Actively hiring Confirmed live today High trust
Analog Design IC Design Op-Amps ADCs DACs Filters Power Management Audio Analog Circuits Sensor Interfaces Battery Management Signal Integrity Hardware Prototyping Bench Characterization Layout Review System Validation Low-Power Electronics
2+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Waltham, MA 24 days ago $157,700–$280,600
Actively hiring Confirmed live today Trusted Above market
Analog Layout Automation Cadence Virtuoso PyTorch Python SKILL Perl TCL Shell DRC LVS ERC FinFET CMOS Cadence Innovus PCell DFM IR Drop RC Delay Electromigration
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Melbourne, FL 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Python Perl TCL Shell PyTorch Cadence Virtuoso Cadence Innovus LVS DRC ERC DFM PCell FinFET CMOS Image Processing
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Beaverton, OR 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Perl TCL Python Shell PyTorch DRC LVS ERC Cadence Virtuoso Cadence Innovus FinFET CMOS DFM PCell IR Drop RC Delay Electromigration
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Austin, TX 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Python Perl TCL Shell PyTorch Cadence Virtuoso Cadence Innovus LVS DRC ERC DFM PCell FinFET CMOS Image Processing
10+ yrs exp

Staff Engineer, Serdes Analog Design

Samsung Semiconductor

San Jose, CA 25 days ago $163,000–$253,000
Actively hiring Confirmed live today High trust Competitive pay
SerDes Analog Circuits Mixed Signal CMOS LVS DRC Cadence Spectre Totem EMX Python Matlab PLL ADC DAC PCIe USB UCIe 5G SOC
10+ yrs exp